|
Match
|
Document |
Document Title |
|
|
6154830 |
Microprocessor
On a microprocessor chip mounting a central processing unit (CPU) for controlling the entire operation of electronic equipment and a digital signal processor (DSP) for processing a specific signal...
|
|
|
6154829 |
Cascaded arithmetic pipeline data processor
Five processing units, namely one data memory, three arithmetic units, and one data memory, are connected together in a cascade arrangement so as to form a single arithmetic pipeline. Likewise,...
|
|
|
6138136 |
Signal processor
A signal processor includes at least one data source (3), a plurality of input registers (11, 12, 13, 14, . . . ) whose inputs are coupled to the data source by data buses (9, 10), a plurality of...
|
|
|
6125404 |
Data processing system having a protocol timer for autonomously providing time based interrupts
A communications system includes multiple processors (14, 16) and a protocol timer (18). The protocol timer (18) controls the timing of events in the communications system and operates autonomously...
|
|
|
6125438 |
Data processor
A data processor of the invention includes plural memories, plural arithmetic units, a data transfer unit and a network. The data transfer unit transfers various data to predetermined memories, and...
|
|
|
6112290 |
Communication system signal processing apparatus with ROM stored signal procedures executed RAM
A signal processing apparatus is disclosed which includes a low speed ROM (9) for storing a plurality of signal procedures, a high speed RAM (4) used by a digital signal processor DSP (5), a...
|
|
|
6092179 |
Core processor with customizable function unit
An application-specific single chip digital processor having flexible design expansion capability with minimal impact on the performance of a processor core. The processor core has an ALU and a...
|
|
|
6088785 |
Method of configuring a functionally redefinable signal processing system
A system in accordance with the invention allows a signal processing system to be configured to perform almost any signal processing function. Such a system includes a redefinable signal processing...
|
|
|
6085314 |
Central processing unit including APX and DSP cores and including selectable APX and DSP execution modes
A CPU or microprocessor which includes a general purpose CPU component, such as an X86 core, and also includes a DSP core. In a first embodiment, the CPU receives general purpose instructions, such...
|
|
|
6085309 |
Signal processing apparatus
A signal processing apparatus executes a plurality of microprograms stored in a microprogram memory device in a time-sharing manner, so as to perform arithmetic operations on a digital signal...
|
|
|
6061778 |
Digital signal processor for detecting out-of-sync and jitter from two clock signals and controlling the interpolation based on deviation and jitter amount
Buffers 101 and 103 are provided in an input and an output of a signal processing circuit 102 for performing a data transformation between a first digital data signal and a second digital data...
|
|
|
6055619 |
Circuits, system, and methods for processing multiple data streams
An audio information processing subsystem 200 is disclosed which includes a stream processor 100 for simultaneously processing multiple streams of audio data. Processing subsystem 200 also includes...
|
|
|
6055373 |
Computer system including a digital signal processor and conventional central processing unit having equal and uniform access to computer system resources
A digital processing system including a central processing unit (CPU) and a digital signal processor (DSP) is optimized for digital signal processing applications, providing the central processing...
|
|
|
6052766 |
Pointer register indirectly addressing a second register in the processor core of a digital processor
A first register stores a value that can be used as a pointer to indirectly address a second register. The first register is referred to as a pointer register and the pointer as a register pointer....
|
|
|
6047337 |
Parasitic personal computer interface
A method and apparatus for coupling an External Device to a Host Computer, such that program code to be executed by the external device may be stored in the Host Computer memory and yet be...
|
|
|
6041400 |
Distributed extensible processing architecture for digital signal processing applications
A circuit arrangement and method utilize a distributed extensible processing architecture to allocate various DSP functions or operations between multiple processing cores disposed on an integrated...
|
|
|
6012136 |
Communications system with a configurable data transfer architecture
The present invention comprises an architecture that involves an embedded Digital Signal Processor (DSP), a DSP interface and memory architecture, a micro-controller interface, a DSP operating...
|
|
|
6009507 |
System and method for distributing processing among one or more processors
A computer system for performing distributed processing, particularly of digital audio data, is disclosed. The system has a number of digital signal processors linked to a host computer through a...
|
|
|
6002882 |
Bidirectional communication port for digital signal processor
A high performance digital signal processor includes a bidirectional communication port for communication with an external device. The bidirectional communication port includes a first transmitting...
|
|
|
5987556 |
Data processing device having accelerator for digital signal processing
A data processing device uses a processor such as a central processing unit and a special-purpose hardware circuit, such as an accelerator for accelerating the software operation using the...
|
|
|
5987568 |
Apparatus and method for operably connecting a processor cache and a cache controller to a digital signal processor
A peripheral module capable of interaction with a host system comprises a digital signal processor (DSP), a cache controller, and minimal or no resident memory for initial storage of instructions...
|
|
|
5966143 |
Data allocation into multiple memories for concurrent access
Data is allocated into multiple memories with selective variable replication for maximizing performance by minimizing concurrent memory access conflicts. Requirements for concurrent access are...
|
|
|
5964865 |
Object code allocation in multiple processor systems
This invention relates to the allocation of object code in multi-processor systems. In particular, techniques are disclosed for efficiently allocating signal processing instructions to a large...
|
|
|
5963741 |
Information processor which rewrites instructions in program to dynamically change program structure and method therefor
An information processor comprises a program storage unit and a control unit, the control unit includes a procedure insertion table in which information regarding an embedding point in a program...
|
|
|
5958038 |
Computer processor with two addressable memories and two stream registers and method of data streaming of ALU operation
A processor having a modified Harvard architecture having first and second memories, an address register file divided into first and second sets of registers, first and second stream registers, and...
|
|
|
5960209 |
Scaleable digital signal processor with parallel architecture
A distributed architecture parallel processing apparatus, includes a central microprocessor having at least one external interface connected to a similar interface of a neighboring parallel...
|
|
|
5954811 |
Digital signal processor architecture
A high performance digital signal processor includes a memory for storing instructions and operands for digital signal computations and a core processor connected to the memory. The memory includes...
|
|
|
5911082 |
Parallel processing building block chip
A parallel processing building block (PPBB) chip comprises a low performance programmable digital signal processor (DSP) to implement relatively low intensity processing functions and includes a...
|
|
|
5892934 |
Microprocessor configured to detect a branch to a DSP routine and to direct a DSP to execute said routine
A microprocessor configured to detect subroutine call instructions having a target address indicative of a DSP function is provided. The detection of such instructions may be performed, for...
|
|
|
5884092 |
System for maintaining fixed-point data alignment within a combination CPU and DSP system
In microcomputers and digital signal processors in which a central processing unit for controlling the entire system and a digital signal processing unit having a product sum function required to...
|
|
|
5872960 |
Integrated circuit having CPU core operable for switching between two independent asynchronous clock sources of different frequencies while the CPU continues executing instructions
An integrated data processing system includes a shared internal bus for transferring both instructions and data. A shared bus interface unit is connected to the shared internal bus and connectable...
|
|
|
5872993 |
Communications system with multiple, simultaneous accesses to a memory
The present invention comprises an architecture that involves an embedded Digital Signal Processor (DSP), a DSP interface and memory architecture, a microcontroller interface, a DSP operating...
|
|
|
5870622 |
Computer system and method for transferring commands and data to a dedicated multimedia engine
A computer system and method for transferring multimedia commands and data to a dedicated multimedia engine and/or multimedia memory, wherein the multimedia engine provides increased performance...
|
|
|
5864706 |
Digital signal processing apparatus and information processing system
A digital signal processing apparatus and information processing system provide sufficient arithmetic operation performance to process high rate signals in real time and high programming...
|
|
|
5832257 |
Digital signal processing method and system employing separate program and data memories to store data
A digital signal processing system for executing instructions and processing data, including a program memory which stores the instructions and a first portion of the data, a data memory which...
|
|
|
5826072 |
Pipelined digital signal processor and signal processing system employing same
Two embodiments of a digital signal processor are described. Each embodiment is configured with an instruction processing pipeline including an execute-write pipeline stage. When an instruction...
|
|
|
5822609 |
Processing circuit for performing a convolution computation
A processing unit for performing convolution computation according to the HARVARD architecture which includes a first and second input register for receiving a first and second operand, a...
|
|
|
5794068 |
CPU with DSP having function preprocessor that converts instruction sequences intended to perform DSP function into DSP function identifier
A CPU or microprocessor which includes a general purpose CPU component, such as an X86 core, and also includes a DSP core. The CPU also includes an intelligent DSP function decoder or preprocessor...
|
|
|
5794067 |
Digital signal processing device
A digital signal processing device includes: a processing unit which performs basic operations, the processing unit transmitting an instruction signal including an instruction described by an...
|
|
|
5790824 |
Central processing unit including a DSP function preprocessor which scans instruction sequences for DSP functions
A CPU or microprocessor which includes a general purpose CPU component, such as an X86 core, an also includes a DSP core. The CPU also includes an intelligent DSP function decoder or preprocessor...
|
|
|
5784640 |
CPU with DSP function preprocessor having look-up table for translating instruction sequences intended to perform DSP function into DSP macros
A CPU or microprocessor which includes a general purpose CPU, such as an X86 core, and a DSP. The CPU also includes an intelligent DSP function decoder or preprocessor which examines X8 opcode...
|
|
|
5781792 |
CPU with DSP having decoder that detects and converts instruction sequences intended to perform DSP function into DSP function identifier
A CPU or microprocessor which includes a general purpose CPU component, such as an X86 core, and also includes a DSP core. The CPU also includes an intelligent DSP function decoder or preprocessor...
|
|
|
5778244 |
Digital signal processing unit using digital signal processor array with recirculation
A digital signal processing unit with an array of digital signal processors (DSP) is provided with a recirculation path for data sequences which cannot be fully processed by a single pass through...
|
|
|
5768613 |
Computing apparatus configured for partitioned processing
An apparatus for processing signals including a signal receiving circuit, a first processing circuit executing a first set of instructions, a second processing circuit executing a second set of...
|
|
|
5758177 |
Computer system having separate digital and analog system chips for improved performance
A computer system including separate digital and analog system chips which provides increased performance over current computer architectures. The computer system of the present invention includes...
|
|
|
5754878 |
CPU with DSP function preprocessor having pattern recognition detector that uses table for translating instruction sequences intended to perform DSP function into DSP macros
A CPU or microprocessor which includes a general purpose CPU, such as an X86 core, and a DSP. The CPU also includes an intelligent DSP function decoder or preprocessor which examines X86 opcode...
|
|
|
5752071 |
Function coprocessor
A function coprocessor for a processor having a first type of coprocessor interface is described. The function coprocessor includes a subprocessor and program memory coupled to the subprocessor. A...
|
|
|
5752073 |
Digital signal processor architecture
A digital signal processing architecture is inherently cyclical in nature, by providing a timer which can be programmed to reset the processor and return to the first instruction periodically,...
|
|
|
5748983 |
Computer system having a dedicated multimedia engine and multimedia memory having arbitration logic which grants main memory access to either the CPU or multimedia engine
A computer system optimized for real-time applications which provides increased performance for real-time applications over current computer architectures. The system includes a dedicated...
|
|
|
5721945 |
Microprocessor configured to detect a DSP call instruction and to direct a DSP to execute a routine corresponding to the DSP call instruction
A microprocessor including an instruction decode unit configured to detect a DSP call instruction is provided. The DSP call instruction is indicative of a call to a subroutine which performs a DSP...
|