|
Match
|
Document |
Document Title |
|
|
7457938 |
Staggered execution stack for vector processing
In one embodiment, the present invention includes a method for executing an operation on low order portions of first and second source operands using a first execution stack of a processor and...
|
|
|
7437521 |
Multistream processing memory-and barrier-synchronization method and apparatus
A method and apparatus to provide specifiable ordering between and among vector and scalar operations within a single streaming processor (SSP) via a local synchronization (Lsync) instruction that...
|
|
|
7350057 |
Scalar result producing method in vector/scalar system by vector unit from vector results according to modifier in vector instruction
Described herein is a method and system for executing instructions. The system comprises a scalar unit for executing scalar instructions each defining a single value pair; a vector unit for...
|
|
|
7334110 |
Decoupled scalar/vector computer architecture system and method
In a computer system having a scalar processing unit and a vector processing unit, wherein the vector processing unit includes a vector dispatch unit, a system and method of decoupling operation of...
|
|
|
7305540 |
Method and apparatus for data processing
Methods and apparatuses for a data processing system are described herein. In one aspect of the invention, an exemplary apparatus includes a chip interconnect, a memory controller for controlling...
|
|
|
7254696 |
Functional-level instruction-set computer architecture for processing application-layer content-service requests such as file-access requests
A functional-level instruction-set computing (FLIC) architecture executes higher-level functional instructions such as lookups and bit-compares of variable-length operands. Each FLIC...
|
|
|
7032101 |
Method and apparatus for prioritized instruction issue queue in a processor
An apparatus and method in a high performance processor for issuing instructions, comprising; a classification logic for sorting instructions in a number of priority categories, a plurality of...
|
|
|
7028145 |
Protocol processor intended for the execution of a collection of instructions in a reduced number of operations
Protocol processor intended to be associated with at least one main processor of a system with a view to the execution of tasks to which the main processor is not suited. The protocol processor...
|
|
|
6963341 |
Fast and flexible scan conversion and matrix transpose in a SIMD processor
The present invention provides efficient ways to implement scan conversion and matrix transpose operations using vector multiplex operations in a SIMD processor. The present method provides a very...
|
|
|
6857061 |
Method and apparatus for obtaining a scalar value directly from a vector register
A method and apparatus for obtaining a scalar value from a vector register for use in a mixed vector and scalar instruction, including providing a vector in a vector register file, and embedding a...
|
|
|
6839889 |
Mixed hardware/software architecture and method for processing xDSL communications
A method of implementing a scaleable architecture for a communications system is disclosed, based on minimizing a total gate count for the communications system to reduce cost, complexity, etc. The...
|
|
|
6839828 |
SIMD datapath coupled to scalar/vector/address/conditional data register file with selective subpath scalar processing mode
There is provided a processor designed to operate in a plurality of modes for processing vector and scalar instructions. Register files are each for storing scalar and vector data and address...
|
|
|
6734874 |
Graphics processing unit with transform module capable of handling scalars and vectors
A method, apparatus and article of manufacture are provided for handling both scalar and vector components during graphics processing. To accomplish this, vertex data is received in the form of...
|
|
|
6665774 |
Vector and scalar data cache for a vector multiprocessor
A common scalar/vector data cache apparatus and method for a scalar/vector computer. One aspect of the present invention provides a computer system including a memory. The memory includes a...
|
|
|
6609189 |
Cycle segmented prefix circuits
The poor scalability of existing superscalar processors has been of great concern to the computer engineering community. In particular, the critical-path delays of many components in existing...
|
|
|
6530011 |
Method and apparatus for vector register with scalar values
A method and an apparatus for implementing mixed scalar and vector values in a digital processing system. In one embodiment, a digital processing system, which contains processing unit and...
|
|
|
6219775 |
Massively parallel computer including auxiliary vector processor
A massively-parallel computer includes a plurality of processing nodes and at least one control node interconnected by a network. The network faciliates the transfer of data among the processing...
|
|
|
6212617 |
Parallel processing method and system using a lazy parallel data type to reduce inter-processor communication
A parallel programming system provides a lazy collection oriented data type that reduces inter-processor communication in programs executed on parallel computers. The lazy collection oriented data...
|
|
|
6141673 |
Microprocessor modified to perform inverse discrete cosine transform operations on a one-dimensional matrix of numbers within a minimal number of instructions
A multimedia extension unit (MEU) is provided for performing various multimedia-type operations. The MEU can be coupled either through a coprocessor bus or a local central processing unit (CPU) bus...
|
|
|
6106573 |
Apparatus and method for tracing microprocessor instructions
A microprocessor implements an instruction tracing mechanism that saves the state of the microprocessor without special hardware. Prior to the execution of a traced instruction, a trace microcode...
|
|
|
6073158 |
System and method for processing multiple received signal sources
A system and method for time slicing multiple received data streams utilizing multiple processors in such a manner as to ensure that all processors are running at full capability and are...
|
|
|
6055620 |
Apparatus and method for system control using a self-timed asynchronous control structure
A control apparatus and method is provided for controlling operations of functional units in systems. The control apparatus and method implement a set of operations that can include dependencies...
|
|
|
6052769 |
Method and apparatus for moving select non-contiguous bytes of packed data in a single instruction
A method comprises decoding a single instruction having a first operand identifying a plurality of bytes of packed data and a second operand identifying a corresponding plurality of byte masks....
|
|
|
6044453 |
User programmable circuit and method for data processing apparatus using a self-timed asynchronous control structure
A programmable circuit and method for a data processing apparatus is provided that allows an entire instruction or instruction set to be modified. According to the present invention, the...
|
|
|
5991865 |
MPEG motion compensation using operand routing and performing add and divide in a single instruction
A routable operand and selectable operation processor multimedia extension unit is employed to motion compensate MPEG video using improved vector processing. A vector processing unit executes an...
|
|
|
5935230 |
Multiprocessor arrangement including bus arbitration scheme involving plural CPU clusters that address each other as "phantom" CPUs
At least two clusters of CPUs are present in a multiprocessor computer system. Each CPU cluster has a given number of CPUs, each CPU having an associated ID such as an ID number. An additional ID...
|
|
|
5819054 |
Storage system realizing scalability and fault tolerance
A storage system to be connected to a large-scale computer includes a plurality of first logical units connected to a host device, a plurality of second logical units connected to a storage device,...
|
|
|
5742842 |
Data processing apparatus for executing a vector operation under control of a master processor
A slave processor for executing for example a vector operation is connected to a master processor. A vector length for a vector operation set to the slave processor can be changed without...
|
|
|
5598571 |
Data processor for conditionally modifying extension bits in response to data processing instruction execution
A data processing system (55) and method thereof includes one or more data processors (10). Data processor (10) is capable of performing both vector operations and scalar operations. Using a single...
|
|
|
5561808 |
Asymmetric vector multiprocessor composed of a vector unit and a plurality of scalar units each having a different architecture
A vector multiprocessor comprises a plurality of scalar units for executing a scalar instruction and a vector unit for executing a vector instruction, and processes, through a single vector unit,...
|
|
|
5517666 |
Program controlled processor wherein vector distributor and vector coupler operate independently of sequencer
A program controlled processor comprises a scalar processing unit 101 for normal data (=scalar) operations and branch processing, a plurality of vector processing units 102 of identical structure,...
|
|
|
5475849 |
Memory control device with vector processors and a scalar processor
A memory control unit connected to a scalar processor having a buffer for storing a copy of block data of a main storage and a vector processor having a store requester for writing data into the...
|
|
|
5430884 |
Scalar/vector processor
The present invention is an improved high performance scalar/vector processor. In the preferred embodiment, the scalar/vector processor is used in a multiprocessor system. The scalar/vector...
|
|
|
5418973 |
Digital computer system with cache controller coordinating both vector and scalar operations
A digital computer system includes a scalar CPU, a vector processor, and a shared cache memory. The scalar CPU has an execution unit, a memory management unit, and a cache controller unit. The...
|
|
|
5319791 |
System for predicting memory fault in vector processor by sensing indication signal to scalar processor to continue a next vector instruction issuance
A prediction logic device operating in conjunction with a vector processor to predict, before the completion of the translation of the virtual addresses of all of the data elements of a vector, the...
|
|
|
5261113 |
Apparatus and method for single operand register array for vector and scalar data processing operations
In a data processing system in which a processing unit can execute both scalar and vector instructions, the use of a single operand register file to store both the scalar operation operands and the...
|
|
|
5247691 |
System for releasing suspended execution of scalar instructions following a wait instruction immediately upon change of vector post pending signal
A data processing system containing a scalar unit, a vector unit, and a storage. The scalar unit receives scalar instructions and vector instructions, carries out scalar data processing in...
|
|
|
5226171 |
Parallel vector processing system for individual and broadcast distribution of operands and control information
A parallel processing system utilizes a plurality of simultaneously operable arithmetic units to provide matrix-vector products, with each of the arithmetic units implementing the matrix-vector...
|
|
|
5197130 |
Cluster architecture for a highly parallel scalar/vector multiprocessor system
A cluster architecture for a highly parallel multiprocessor computer processing system is comprised of one or more clusters of tightly-coupled, high-speed processors capable of both vector and...
|
|
|
5073970 |
Vector processing apparatus allowing succeeding vector instruction chain processing upon completion of decoding of a preceding vector instruction chain
A vector processing apparatus includes a vector processing unit having a vector instruction decoder and a scalar processing unit including a scalar instruction decoder for activating the vector...
|
|
|
5021991 |
Coprocessor instruction format
A system for interfacing a Processor to a Coprocessor using standard bus cycles. The Processor, upon encountering in its instruction stream an instruction having a particular Operation word format,...
|
|
|
4991083 |
Method and system for extending address space for vector processing
A method and apparatus for extending an address space for a vector processor including a vector processing unit and a scalar processing unit. A main storage and an extended storage are also...
|
|
|
4987534 |
Processor having synchronized operation between a CPU and a vector processor
A vector processor which maintains synchronization with an associated CPU by limiting the operational instruction proceedings. The vector processor utilizes an instruction register to store...
|
|
|
4964035 |
Vector processor capable of high-speed access to processing results from scalar processor
A vector processing system having a main storage, a vector processor, a scalar processor, and an address translation mechanism in each processor in which data is stored in the main processor. The...
|
|
|
4945479 |
Tightly coupled scientific processing system
A tightly coupled data processing system having high performance characteristics, including at least one general purpose host processor coupled to host processor ports of a High Performance Storage...
|
|
|
4873630 |
Scientific processor to support a host processor referencing common memory
An improved Scientific Processor for use in a data processing system having a general purpose host processor and a High Performance Storage Unit, and under operational control of the host processor...
|
|
|
4780811 |
Vector processing apparatus providing vector and scalar processor synchronization
A vector processing apparatus includes a scalar processor for executing scalar instructions and a vector processor for executing vector instructions. The vector processing apparatus has status code...
|
|
|
4722049 |
Apparatus for out-of-order program execution
A first load vector instruction signal V1 is read from an instruction buffer into an instruction read register. V1 is decoded and routed simultaneously to scalar and vector processor instruction...
|
|
|
4706191 |
Local store for scientific vector processor
A local store for a scientific vector processor which provides high speed access to scalar variables, parameters, temporary operands, and register save area contents of the system. Basically, the...
|
|
|
4541046 |
Data processing system including scalar data processor and vector data processor
A vector processor comprises a main storage for storing scalar instruction chains and vector instruction chains for executing desired operations, and a scalar processing unit and a vector...
|