|
Match
|
Document |
Document Title |
|
|
8185720 |
Processor block ASIC core for embedding in an integrated circuit
A hardwired core is embedded in an integrated circuit having programmable circuitry. The hardwired core has a microprocessor; a crossbar interconnect coupled to processor local buses of the...
|
|
|
8180999 |
Vertically tiered horizontally expandable micro grid system with bridge docking bay contoured by radial arms extending from central hub for coupling processor or power hubs
A micro grid apparatus and associated method of formation. At least one tier in a printed circuit board is formed. Each tier includes complex shapes interconnected by bridge modules. Each complex...
|
|
|
8171259 |
Multi-cluster dynamic reconfigurable circuit for context valid processing of data by clearing received data with added context change indicative signal
A dynamic reconfigurable circuit includes multiple clusters each including a group of reconfigurable processing elements. The dynamic reconfigurable circuit is capable of dynamically changing a...
|
|
|
8170402 |
Portable high capacity digital data storage device
A portable data storage device compatible with both standard and high definition digital video cameras is provided. The device includes at least one SDI I/O, and preferably at least one audio I/O...
|
|
|
8156313 |
Chained operation of functional units in integrated circuit by writing DONE/complete value and by reading as GO/start value from same memory location
In an embodiment, the present invention discloses a flexible and reconfigurable architecture with efficient memory data management, together with efficient data transfer and relieving data transfer...
|
|
|
8150862 |
Multiple related event handling based on XML encoded event handling definitions
In a method and system for collecting event information, XML documents specifying event parsing logic for respective groups of related events are loaded. Representations for the parsing logic...
|
|
|
8151103 |
System and method for providing object triggers
The present invention provides for systems and methods of dynamically controlling a cluster or grid environment. The method comprises attaching a trigger to an object and firing the trigger based...
|
|
|
8151245 |
Application-based specialization for computing nodes within a distributed processing system
A distributed processing system is described that employs “application-based” specialization. In particular, the distributed processing system is constructed as a collection of computing nodes in ...
|
|
|
8141095 |
Recording medium storing data allocation control program, data allocation control device, data allocation control method, and multi-node storage-system
A data allocation control program manages data allocation when data is distributively stored in a plurality of disk nodes that are shifted to a power saving mode unless access is performed for a...
|
|
|
8135968 |
Semiconductor apparatus including power management integrated circuit
Provided is a semiconductor apparatus including a power management integrated circuit. The semiconductor apparatus includes an application processor and a voltage management integrated circuit. The...
|
|
|
8131904 |
Processing module, interface, and information handling system
A processing module, interface, and information handling system are disclosed. According to an aspect, a processing module can include a plurality of components coupled to a circuit card operable...
|
|
|
8131985 |
Semiconductor memory device having processor reset function and reset control method thereof
A semiconductor memory device for use in a multiprocessor system includes a shared memory area and a reset signal generator. The shared memory area is accessible by the processors of the...
|
|
|
8132031 |
Power adjustment based on completion times in a parallel computing system
A method, apparatus, and program product optimize power consumption in a parallel computing system that includes a plurality of computing nodes by selectively throttling performance of selected...
|
|
|
8131935 |
Virtual barrier synchronization cache
A data processing system includes an interconnect fabric, a system memory coupled to the interconnect fabric and including a virtual barrier synchronization region allocated to storage of virtual...
|
|
|
8122228 |
Broadcasting collective operation contributions throughout a parallel computer
Methods, systems, and products are disclosed for broadcasting collective operation contributions throughout a parallel computer. The parallel computer includes a plurality of compute nodes...
|
|
|
8122200 |
Modified machine architecture with advanced synchronization
A multiple computer environment is disclosed in which an application program executes simultaneously on a plurality of computers (M1, M2, . . . Mn) interconnected by a communications network (53)...
|
|
|
8122427 |
Decentralized system services
A Decentralized System Services (DSS) architecture defines a framework for building fault-tolerant distributed applications across decentralized and heterogeneous systems. DSS enables “complexity t...
|
|
|
8116718 |
Power management for a mobile communication device and method for use therewith
A communication device includes a voice data and RF integrated circuit (IC) that includes a memory module that stores a plurality of applications corresponding to a plurality of uses of the...
|
|
|
8103855 |
Linking functional blocks for sequential operation by DONE and GO components of respective blocks pointing to same memory location to store completion indicator read as start indicator
The present disclosure provides a methodology for reducing congestion of a processing unit, preferably by configuring a plurality of functional blocks to run in parallel or in series without the...
|
|
|
8103891 |
Efficient low power retrieval techniques of media data from non-volatile memory
Power consumption may be reduced in a media device including a first processor coupled to the non-volatile memory, either directly or indirectly, allowing the first processor to generate a pointer...
|
|
|
8095733 |
Virtual barrier synchronization cache castout election
A data processing system includes an interconnect fabric, a system memory coupled to the interconnect fabric and including a virtual barrier synchronization region allocated to storage of virtual...
|
|
|
8095810 |
Storage system and power consumption reduction method for the same
In a storage system that includes two or more file servers each including an arbitrary number of operating virtual file servers, a management server: holds a load information table regarding a load...
|
|
|
8086828 |
Multiprocessor computing systems with heterogeneous processors
Heterogeneous processors can cooperate for distributed processing tasks in a multiprocessor computing system. Each processor is operable in a “compatible” mode, in which all processors within a fam...
|
|
|
8082359 |
Systems and methods for determining a good RSS key
The present application is directed towards systems and methods for ensuring equal distribution of packet flows among a plurality of cores in a multi-core system by identifying a rank of a matrix...
|
|
|
8073982 |
Method for setting an operating parameter a peripheral IC and device for carrying out said method
The invention relates to a method for setting an operating parameter in a peripheral IC. In this method, the operating parameter is transmitted from a central IC via a bus connection to the...
|
|
|
8074054 |
Processing system having multiple engines connected in a daisy chain configuration
A processing system includes a group of processing units (“PUs”) arranged in a daisy chain configuration or a sequence capable of parallel processing. The processing system, in one embodiment, inc...
|
|
|
8065503 |
Iteratively processing data segments by concurrently transmitting to, processing by, and receiving from partnered process
Methods, systems and computer programs for distributing a computing operation among a plurality of processes and for gathering results of the computing operation from the plurality of processes are...
|
|
|
8056080 |
Multi-core/thread work-group computation scheduler
Execution units process commands from one or more command queues. Once a command is available on the queue, each unit participating in the execution of the command atomically decrements the...
|
|
|
8051305 |
Motherboard device and computing apparatus capable of selectively controlling electric power supplied to one of two graphics cards
A motherboard device includes a first connecting interface coupled to a first graphics card, a second connecting interface coupled to a second graphics card, a power source connected electrically...
|
|
|
8049760 |
System and method for vector computations in arithmetic logic units (ALUs)
The present disclosure describes implementations for processing instructions and data across multiple Arithmetic Logic Units (ALUs). In one implementation, a graphics processing apparatus comprises...
|
|
|
8037284 |
Stream processing in optically linked super node clusters of processors by mapping stream graph to nodes and links
A stream processing computer architecture includes creating a stream computer processing (SCP) system by forming a super node cluster of processors representing physical computation nodes...
|
|
|
8032821 |
Multi-thread spreadsheet processing with dependency levels
This disclosure relates to a method and system of processing chain calculations in spreadsheet applications utilizing multiple processors, each having a separate recalculation engine. A single...
|
|
|
8027972 |
Nodal data normalization
Embodiments of the invention may be used to normalize data stored in an in-memory database on a parallel computer system. The data normalization may be used to achieve memory savings, thereby...
|
|
|
8015368 |
Processor extensions for accelerating spectral band replication
Enhancements to hardware architectures (e.g., a RISC processor or a DSP processor) to accelerate spectral band replication (SBR) processing are described. In some embodiments, instruction...
|
|
|
8015396 |
Method for changing booting configuration and computer system capable of booting OS
In a computer system in which a server has, in addition to a disk used for booting, an operation transfer destination disk that has the same content as the boot disk, a method for changing the disk...
|
|
|
8015567 |
Advanced processor with mechanism for packet distribution at high line rate
An advanced processor comprises a plurality of multithreaded processor cores each having a data cache and instruction cache. A data switch interconnect is coupled to each of the processor cores and...
|
|
|
7996653 |
Shared resources in a chip multiprocessor
In one embodiment, a node comprises a plurality of processor cores and a node controller configured to receive a first read operation addressing a first register. The node controller is configured...
|
|
|
7996497 |
Method of handling duplicate or invalid node controller IDs in a distributed service processor environment
A method for enabling a Node Controller (NC), which claims a duplicate or invalid service processor Node Controller Identification (NCID) in a distributed service processor system, to be integrated...
|
|
|
7975268 |
Grid computing system, management server, processing server, control method, control program and recording medium
A method and system for performing a requested job. The system includes multiple processing servers and a management server. Each processing server executes an assigned program for performing the...
|
|
|
7971029 |
Barrier synchronization method, device, and multi-core processor
A barrier synchronization device for realizing barrier synchronization of at least 2 processor cores belonging to a same synchronization group among a plurality of processor cores is included in a...
|
|
|
7966454 |
Issuing global shared memory operations via direct cache injection to a host fabric interface
A data processing system enables global shared memory (GSM) operations across multiple nodes with a distributed EA-to-RA mapping of physical memory. Each node has a host fabric interface (HFI),...
|
|
|
7962425 |
Method and system for responding to an alert
A method and system for responding to an alert pertaining to an event. A unique processor of a first micro grid apparatus of at least one micro grid apparatus detects an alert data packet that...
|
|
|
7962720 |
Distributed processing system, distributed processing method and computer program
A distributed processing system includes at least two processing elements (100 and 200) which are mutually connected, and each processing element having at least a processing section, a memory...
|
|
|
7953684 |
Method and system for optimal parallel computing performance
A system and method that optimizes reduce operations by consolidating the operation into a limited number of participating processes and then distributing the results back to all processes to...
|
|
|
7953957 |
Mapping and distributing parallel algorithms to compute nodes in a parallel computer based on temperatures of the compute nodes in a hardware profile and a hardware independent application profile describing thermal characteristics of each parallel algorithm
Methods, apparatus, and products for distributing parallel algorithms of a parallel application among compute nodes of an operational group in a parallel computer are disclosed that include...
|
|
|
7944932 |
Interconnect fabric for a data processing system
A data processing system includes a plurality of processing units each having a respective point-to-point communication link with each of multiple others of the plurality of processing units but...
|
|
|
7941637 |
Groups of serially coupled processor cores propagating memory write packet while maintaining coherency within each group towards a switch coupled to memory partitions
A system has a first plurality of cores in a first coherency group. Each core transfers data in packets. The cores are directly coupled serially to form a serial path. The data packets are...
|
|
|
7941634 |
Array of processing elements with local registers
Specialized image processing circuitry is usually implemented in hardware in a massively parallel way as a single instruction multiple data (SIMD) architecture. The invention prevents long and...
|
|
|
7934035 |
Apparatus, method and system for aggregating computing resources
A system for executing applications designed to run on a single SMP computer on an easily scalable network of computers, while providing each application with computing resources, including...
|
|
|
7930533 |
PXE booting a storage processor from a peer storage processor
A system for pre-execution environment (PXE) booting a storage processor from a peer storage processor allows for the ability to reboot and/or restart the storage processor without an externally...
|