|
Match
|
Document |
Document Title |
|
|
5961639 |
Processor and method for dynamically inserting auxiliary instructions within an instruction stream during execution
A processor and method of executing a program within a processor are provided. According to the method, a plurality of program instructions comprising a program and a set of auxiliary instructions...
|
|
|
5887159 |
Dynamically determining instruction hint fields
A computer implemented method for dynamically setting hint fields of instructions. Machine executable code is modified during execution to locate and replace instructions having hint fields. The...
|
|
|
5881278 |
Return address prediction system which adjusts the contents of return stack storage to enable continued prediction after a mispredicted branch
A return prediction unit is provided which is configured to predict return addresses for return instructions according to a return stack storage included therein. The return stack storage is a...
|
|
|
5870575 |
Indirect unconditional branches in data processing system emulation mode
A processor and method of operating a processor which has a native instruction set and emulates guest instructions within a guest instruction set are described. According to the method, a series of...
|
|
|
5864689 |
Microprocessor configured to selectively invoke a microcode DSP function or a program subroutine in response to a target address value of branch instruction
A microprocessor having a microcode unit is provided. Routines comprising DSP functions and instruction emulation routines are stored within a read-only memory within the microcode unit. The...
|
|
|
5815724 |
Method and apparatus for controlling power consumption in a microprocessor
A system for controlling power consumption in a microprocessor. The microprocessor fetches an instruction from memory. The instruction is decoded, producing an operation flow of at least one...
|
|
|
5721945 |
Microprocessor configured to detect a DSP call instruction and to direct a DSP to execute a routine corresponding to the DSP call instruction
A microprocessor including an instruction decode unit configured to detect a DSP call instruction is provided. The DSP call instruction is indicative of a call to a subroutine which performs a DSP...
|
|
|
5414864 |
Method for selectively saving/restoring first registers and bypassing second registers in register units based on individual lock/unlock status thereof
In a data processing system having a central processing unit including a register file for storage of often-used data, a method and system is provided for saving and restoring the contents of the...
|
|
|
5325494 |
Computer
According to this invention, a computer includes a register use information detecting unit for extracting pieces of information of registers, use of which is started and ended by executing...
|
|
|
5313634 |
Computer system branch prediction of subroutine returns
Described is a branch unit that predicts branch instruction target addresses. The prediction is improved by using a Call-Return Stack to predict subroutine routine branches. The mechanism is...
|
|
|
5274820 |
Method and system for eliminating operation codes from intermediate prolog instructions
An improved architecture for a Prolog interpreter is described. Implicit arguments are substituted for classical explicit arguments. The implicit arguments are supported by preassigned register...
|
|
|
5261097 |
Computer system and method for executing command scripts using multiple synchronized threads
A shell program is used in conjunction with a computer that has a multitasking operating system. The shell program interprets sequences of commands, submitted as scripts, and passes the interpreted...
|
|
|
5241634 |
Method of handling system calls to an operating system of a computer by system service routines stored as firmware
A computer has an external memory, and a CPU having an internal memory, typically a ROM, with an operating system being stored partly as firmware in the internal memory and partly as software in...
|
|
|
5117498 |
Processer with flexible return from subroutine
A data processor in which return from subroutine execution is not dependent on the presence of a particular instruction at the end of the sequence of instructions comprising the subroutine. The...
|
|
|
5093784 |
Data processor with efficient transfer between subroutines and main program
A data processor utilizing a main memory which has a first region for storing a first type of software instruction group for realizing an architecture to prescribe operations of the data processor...
|
|
|
5021993 |
Device for saving and restoring register information
Each register of an internal register unit of a microprocessor has a pair of register cells consisting of first and second cells having the same register address. When one of these cells is...
|
|
|
4996639 |
Data processor including an A/D converter for converting a plurality of analog input channels into digital data
A data processor includes a CPU and an A/D converter for converting one of several analog inputs into digital data. A data memory stores data designating analog inputs to be converted. A circuit,...
|
|
|
4972342 |
Programmable priority branch circuit
A special purpose circuit unit, responsive to a special BBD instruction, provides for more efficient execution of program branches required in poll and test type routines used by data processors....
|
|
|
4969091 |
Apparatus for stack control employing mixed hardware registers and memory
A mixed hardware register and memory architecture is provided by the present invention to maintain the advantage of variable length stack frames while eliminating the requirement for a stack...
|
|
|
4914584 |
Rules and apparatus for an intermediate code memory that buffers code segments
An intermediate code memory for taking instructions from main memory and supplying them inline to a processing element is disclosed. Inputting instructions into the intermediate code memory from...
|
|
|
4862351 |
Method of executing called activities via depictor-linked low level language microcode, hardware logic, and high level language commands; and apparatus for same
A method of operating a data processing system includes the steps of: executing one high level language software program until an instruction is encountered which calls an activity; sensing whether...
|
|
|
4800521 |
Task control manager
A multiprocessor control for a machine including a first executing portion communicating with a first processor and a second executing portion communicating with a second processor. The processors...
|
|
|
4791560 |
Macro level control of an activity switch in a scientific vector processor which processor requires an external executive control program
A system for controlling an activity (program) switch on a scientific processor having an external executive control program. It includes the sequencing of the hardware at a macro level rather than...
|
|
|
4733346 |
Data processor with multiple register blocks
A data processing apparatus includes a plurality of register blocks, each having a plurality of registers, an external memory either to save data in the register blocks or to restore data in the...
|
|
|
4654786 |
Data processor using picosquencer to control execution of multi-instruction subroutines in a single fetch cycle
A high speed computer system has a high speed processor for executing program sequences in a single fetch cycle; an instruction memory means for communicating with the high speed processor; a data...
|
|
|
4633406 |
Digital data processing system method for making a general call
A data processing system having a flexible internal structure, protected from and effectively invisible to users, with multilevel control and stack mechanism and capability of performing multiple,...
|
|
|
4475156 |
Virtual machine control
The present invention is an electronic controller that is partially a virtual machine. The virtual machine portion of the controller comprises an Operating System including two major...
|
|
|
4454580 |
Program call method and call instruction execution apparatus
A computer architecture is disclosed which permits intersegment program calls with associated selective allocation of data segments of varying lengths. The calling program controls selective...
|
|
|
4454579 |
System for performing call and return operations
An improved system for performing call and return operations in a computer system in which every call and return operation changes the program counter and the frame pointer but some call and return...
|
|
|
4445173 |
Improved system for saving and restoring state in call and return operations
An improved system for saving state during a call operation and restoring state during a return operation in a computer system in which different call and return operations require the saving and...
|
|
|
4443865 |
Processor module for a programmable controller
A processor module is one of several modules mounted in a rack to form a programmable controller. The module has a microprocessor that executes a sequence of machine language instructions to...
|
|
|
4338663 |
Calling instructions for a data processing system
A digital data processing system with a central processor for responding to diverse instructions including instructions for calling subroutines. When the central processor executes a calling...
|
|
|
4323963 |
Hardware interpretive mode microprocessor
In a data processor system comprising memory means containing subroutines each having low level instructions with the last instruction being an INTERPRET instruction, and high level language...
|
|
|
4285036 |
Data processing device using a subroutine call instruction
An instruction outputted from an instruction register is decoded by an instruction decoder. In the instructions decoded by said instruction decoder, a subroutine call instruction of which the...
|
|
|
4240137 |
Computer for directly executing a program including a plurality of structured blocks
A computer which executes a program made up of a plurality of blocks comprises a program counter which designates an address of an instruction to be executed, first and second registers that stores...
|
|
|
4173782 |
Return and link mechanism
In a data processing system, a mechanism for enabling control to be transferred between programs, or portions thereof, that reside at different addresses in an instruction store. The initial...
|
|
|
4128878 |
System for excuting a program-call instruction in a computer
A computer system having a "program call instruction" which enables the use of a common program in a plurality of main program systems. The program call instruction has a pair of address parts (A)...
|
|
|
4057850 |
Processing link control device for a data processing system processing data by executing a main routine and a sub-routine
A data register storing an instruction code field, modification bits, a control bit field, condition branching fields and the next address in corresponding areas thereof is coupled to a control...
|
|
|
4041462 |
Data processing system featuring subroutine linkage operations using hardware controlled stacks
A data processing system is described wherein, during linkage to a subroutine, by a single machine instruction, a complete status save and the assignment of a dynamic work area are effected. By...
|
|
|
3924270 |
Recursive shift register for controlling a data processor
This is a data processor having two modes of operation. In a first mode of operation, computer instructions are fetched from storage and placed in an instruction register for controlling the...
|
|
|
3794980 |
APPARATUS AND METHOD FOR CONTROLLING SEQUENTIAL EXECUTION OF INSTRUCTIONS AND NESTING OF SUBROUTINES IN A DATA PROCESSOR
A stack pointer for identifying one of a group of instruction word address registers in a data processor. To fetch a new instruction, the stack pointer is examined to identify the instruction word...
|
|
|
3737864 |
METHOD AND APPARATUS FOR BYPASSING DISPLAY REGISTER UPDATE DURING PROCEDURE ENTRY
A data processing system of this disclosure has an addressable main memory and a data processor for executing instructions stored in the main memory. Each of a plurality of main memory storage...
|
|
|
3693162 |
SUBROUTINE CALL AND RETURN MEANS FOR AN ELECTRONIC CALCULATOR
Two electronic calculator keys provide unconditional GO TO and subroutine call/return and return functions. A GO TO instruction followed by an alpha-numerical address causes the calculator to...
|
|
|
3660825 |
ELECTRONIC COMPUTER
In a program controlled electronic computer the address of the return point (or main program re-entry storage location) from a program subroutine to the main program is specified by information in...
|
|
|
3636523 |
INFORMATION ACCESSING AND TRANSFERENCE IN AN ELECTRONIC DIGITAL COMPUTER
An electronic computer having an operational memory formed by a delay line and means for interpreting bits stored on the delay line as a plurality of storage registers in which the program...
|
|
|
3571804 |
METHOD FOR EXECUTION OF JUMPS IN AN INSTRUCTION MEMORY OF A COMPUTER
A computer system performs a jump instruction routine in a program of sequentially available addressed instructions. A jump instruction which includes an operator part and a variable part is stored...
|
|
|
3396371 |
Controller for data processing system
|
|
|
3366929 |
Computing system embodying flexible subroutine capabilities
|
|
|
3219976 |
Data processing system
|
|
|
3153225 |
Data processor with improved subroutine control
|