|
Match
|
Document |
Document Title |
|
|
7620802 |
Instruction execution device, debugging method, debugging device, and debugging program
In executing debugging of an executable program in which a breakpoint is set at a conditional instruction using a software break technique, judgment of whether or not to stop the debugging is made,...
|
|
|
7620801 |
Methods to randomly or pseudo-randomly, without bias, select instruction for performance analysis in a microprocessor
A method for pseudo-randomly, without bias, selecting instructions for marking in a microprocessor. Responsive to reading an instruction from an instruction cache, an instruction tag associated...
|
|
|
7617385 |
Method and apparatus for measuring pipeline stalls in a microprocessor
A computer implemented method, apparatus, and computer program product for monitoring execution of instructions in an instruction pipeline. The process identifies a number of stall cycles for a...
|
|
|
7606999 |
Merging branch information with sync points
A method for merging branch information with sync points is disclosed herein. The method comprises determining whether a sync point is to be generated concurrent with a branch instruction and...
|
|
|
RE40942 |
Integrated digital signal processor/general purpose CPU with shared internal memory
An integrated data processing platform for processing a digital signal that includes a general purpose processor and a digital signal processor (DSP) module. The DSP module recovers digital data...
|
|
|
7596781 |
Register-based instruction optimization for facilitating efficient emulation of an instruction stream
A register-based instruction optimization is provided for facilitating efficient emulation of a target instruction stream. The optimization includes for at least one instruction in a frequently...
|
|
|
7596681 |
Processor and processing method for reusing arbitrary sections of program code
A processor and processing method for reusing arbitrary sections of program code provides improved upgrade capability for systems with non-alterable read only memory (ROM) and a more flexible...
|
|
|
7590829 |
Extension adapter
A processor system. The processor system comprises a processor having a first set of instructions associated therewith. The processor system also comprises a programmable logic device and an...
|
|
|
7584390 |
Method and system for alternating between programs for execution by cells of an integrated circuit
A method and device for data processing in an integrated circuit having cells, the cells adapted for executing programs. A first program is run. In response to a waiting condition during which no...
|
|
|
7584345 |
System for using FPGA technology with a microprocessor for reconfigurable, instruction level hardware acceleration
A method for dynamically programming Field Programmable Gate Arrays (FPGA in a coprocessor, the coprocessor coupled to a processor, includes: beginning an execution of an application by the...
|
|
|
7581144 |
Microprocessor and processing method thereof
A microprocessor a microprocessor includes: a processor module executing an instruction to generate trace information including the information of the kind and the length of the instruction; an...
|
|
|
7581087 |
Method and apparatus for debugging a multicore system
Techniques for debugging a multicore system with synchronous stop and resume capabilities are described. In one design, an apparatus (e.g., an ASIC) includes first and second processing cores....
|
|
|
7574587 |
Method and apparatus for autonomically initiating measurement of secondary metrics based on hardware counter values for primary metrics
A method, apparatus, and computer instructions in a data processing system for processing instructions are provided. Instructions are received at a processor in the data processing system. If a...
|
|
|
7574586 |
Efficient transfer of branch information
A system comprising a processor adapted to execute software code comprising branch instructions and a trace logic coupled to the processor and adapted to generate a branch packet comprising branch...
|
|
|
7574585 |
Implementing software breakpoints and debugger therefor
Program code for a processor is stored in a non-volatile memory (for example, flash memory). An individual data bit stored in a memory cell of the non-volatile memory can be changed from an...
|
|
|
7562258 |
Generation of trace elements within a data processing apparatus
A data processing apparatus and method for generating trace elements is provided. The data processing apparatus comprises a device for performing a sequence of operations including memory...
|
|
|
7552426 |
Systems and methods for using synthetic instructions in a virtual machine
The present invention compensates for the shortcomings in x86 processor architectures by providing a set of “synthetic instructions” that cause a trap and thereby provide an opportunity for the...
|
|
|
7546642 |
Latching processor state information
A data processing apparatus and method is disclosed. The data processing apparatus comprises a processor unit operable to execute data processing instructions, a processor state register within the...
|
|
|
7543287 |
Using a block device interface to invoke device controller functionality
In one embodiment, a standard block device command is received at a device controller. The standard block device command is addressed to a virtual block device associated with the device...
|
|
|
7543277 |
Method and system for remote software debugging
Methods and systems for remotely debugging a software program are provided. The methods and systems make use of a debugger application executing on a host computer and configured to communicate...
|
|
|
7533302 |
Trace and debug method and system for a processor
A trace and debug method and system for a processor. The method includes the steps: (A) monitoring a program counter (PC); (B) determining if a processor core executes non-successive instruction in...
|
|
|
7533299 |
Temporal correlation of messages transmitted by a microprocessor monitoring circuit
The invention concerns a method for transmitting digital messages through output terminals ( 22 ) of a monitoring circuit ( 18 ) integrated to a microprocessor ( 12 ), said messages representing...
|
|
|
7533251 |
Semiconductor integrated circuit, development support system and execution history tracing method
When a call instruction or interrupt branch is executed by a CPU, its return address is pushed to a stack memory. When a return instruction is executed, the pushed return address is popped from the...
|
|
|
7523297 |
Shadow scan decoder
Methods and circuitry for processing a shadow scan instruction in a multi-threaded microprocessing environment include a bit sequence having a thread identifier, core identifiers and a shadow scan...
|
|
|
7519797 |
Hierarchical multi-precision pipeline counters
An event occurring in a graphics pipeline is detected and counted at the location of its occurrence using an event detector and a local counter. The event count maintained by the local counter is...
|
|
|
7516453 |
Binary translator with precise exception synchronization mechanism
A source computer system with one instruction set architecture (ISA) is configured to run on a target hardware system that has its own ISA, which may be the same as the source ISA. In cases where...
|
|
|
7512772 |
Soft error handling in microprocessors
A method for low cost handling of soft error in a microprocessor system is described, which includes detecting a soft error, indicating a register having soft error to an instruction unit, flushing...
|
|
|
7509480 |
Selection of ISA decoding mode for plural instruction sets based upon instruction address
An apparatus and method are provided that enable a multiple instruction set architecture (ISA) central processing unit (CPU) to distinguish between different program instructions corresponding to...
|
|
|
7506207 |
Method and system using hardware assistance for continuance of trap mode during or after interruption sequences
A method, system, apparatus, and computer program product is presented for processing instructions. A processor is able to receive multiple types of interruptions while executing instructions, such...
|
|
|
7500138 |
Simplified event selection for a performance monitor unit
A method and a processor for counting events in a performance monitor unit (PMU) of the processor includes using a mask bit and match bit comparison for event data to determine occurrence of events...
|
|
|
7496899 |
Preventing loss of traced information in a data processing apparatus
Techniques for preventing the loss of trace information being transmitted via trace infrastructure are disclosed. A data processing apparatus for processing instructions is provided. The data...
|
|
|
7496738 |
Method of automatic control of the execution of a program by a microprocessor
A method and a circuit of automatic control of the execution of a program by a microprocessor, including: assigning a digital decrement or increment to at least one function of the program;...
|
|
|
7493600 |
Method for verifying branch prediction mechanism and accessible recording medium for storing program thereof
A method for verifying a branch prediction mechanism and an accessible recording medium for storing a verification program are provided. The method is used for verifying the branch prediction...
|
|
|
7493478 |
Enhanced processor virtualization mechanism via saving and restoring soft processor/system states
A method and system are disclosed for saving soft state information, which is non-critical for executing a process in a processor, upon a receipt of a process interrupt by the processor. The soft...
|
|
|
7493473 |
Method of executing instructions using first and second control units that share a state register
A method is provided for using a reconfigurable control structure that includes a hard-wired control unit configured to execute a pre-defined instruction set and a programmable control unit...
|
|
|
7493470 |
Processor apparatus and methods optimized for control applications
Apparatus and methods for real-time control using a data processor. In one aspect, the invention comprises an improved processor having one or more extension instructions (and associated supporting...
|
|
|
7490227 |
Method and system to recreate instruction and data traces in an embedded processor
A method of recreating instructions and data traces in a processor can include the step of fetching an instruction from an executable program in an order corresponding to sequential program counter...
|
|
|
7490017 |
Analytical generation of software thermal profiles
A computer implemented method, data processing system, and computer usable code are provided for analytical generation of software thermal profiles. In order to generate a thermal profile, a set of...
|
|
|
7484069 |
Watchpointing unaligned data accesses
A data processing system incorporating watchpoint registers is provided. The memory accesses to be detected may be unaligned memory accesses. The watchpoint may operate in a normal mode and also in...
|
|
|
7478031 |
Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information
A method, system and program are provided for development of an adaptive computing integrated circuit and corresponding configuration information, in which the configuration information provides an...
|
|
|
7475287 |
System and method for remotely controlling a debugging unit
A system and method for remotely controlling a debugging unit, which can easily and accurately control the debugging unit in real time from a remote location regardless without data loss are...
|
|
|
7472055 |
Method and system for deterministic control of an emulation
An emulation-based event-wait simulator including an application module to configure and command verification processes on a design under test (DUT). An event dispatcher is in communication with...
|
|
|
7467376 |
Semantic analysis based compression of interpreted code by replacing object instruction groups with special instruction specifying a register representing the object
The invention concerns a method for compressing program code for execution in a system with few physical resources. This method comprises a semantic analysis of the code as to identify the objects...
|
|
|
7467325 |
Processor instruction retry recovery
Recovery circuits react to errors in a processor core by waiting for an error-free completion of any pending store-conditional instruction or a cache-inhibited load before ceasing to checkpoint or...
|
|
|
7461295 |
Timing failure analysis in a semiconductor device having a pipelined architecture
A method of testing a semiconductor device having a pipelined architecture. Operation of a first pipeline stage of the semiconductor is disabled during a first pipelined operation to establish test...
|
|
|
7461148 |
Virtual private server with isolation of system components
A server includes a host running an operating system kernel. Isolated virtual private servers (VPSs) are supported within the kernel. At least one application is available to users of the VPS. A...
|
|
|
7458078 |
Apparatus and method for autonomic hardware assisted thread stack tracking
Method and apparatus for tracking thread stacks during a trace of a computer program. Hardware assistance mechanisms allow a processor to autonomically maintain a thread work area for each thread...
|
|
|
7454666 |
Real-time address trace generation
A method for tracing of instructions executed by a processor is provided which includes providing a type of instruction to be traced and tracing at least one instruction corresponding to the type...
|
|
|
7454601 |
N-wide add-compare-select instruction
The present invention relates to a method and system for providing an N-wide add-compare-select instruction includes decoding an instruction as an N-wide add-compare-select instruction and...
|
|
|
7447732 |
Recoverable return code tracking and notification for autonomic systems
A system, method and article of manufacture return code management in autonomic systems and more particularly to managing execution of operations in data processing systems on the basis of return...
|