|
Match
|
Document |
Document Title |
|
|
5535410 |
Parallel processor having decoder for selecting switch from the group of switches and concurrently inputting MIMD instructions while performing SIMD operation
A parallel processor utilizing a memory cell array for rapidly performing parallel processing by switching between SIMD and MIMD operations depending on the type of problems to be solved. Where...
|
|
|
5522083 |
Reconfigurable multi-processor operating in SIMD mode with one processor fetching instructions for use by remaining processors
There is disclosed a multiprocessor system and method arranged, in one embodiment, as an image and graphics processor. The processor is structured with several individual processors all having...
|
|
|
5517656 |
Multicomputer system and method
A multicomputer system and method for automatic sequential-to-parallel program partition, scheduling and execution. The plurality of computer are connected via a uni-directional slotted ring...
|
|
|
5475856 |
Dynamic multi-mode parallel processing array
A Parallel RISC computer system is provided by a multi-mode dynamic multi-mode parallel processor array with one embodiment illustrating a tightly coupled VLSI embodiment with an architecture which...
|
|
|
5418970 |
Parallel processing system with processor array with processing elements addressing associated memories using host supplied address value and base register content
A highly-parallel processing system in which a number of processing elements are interconnected by a network, and are also connected to a system bus and controlled by a central processing unit....
|
|
|
5418952 |
Parallel processor cell computer system
A computer system especially for solution of real time inference problems is disclosed. The system includes a systolic cellular processor which provides predictable and responsive real time...
|
|
|
5390352 |
Vector processing device comprising a single supplying circuit for use in both stride and indirect vector processing modes
A device for processing vector data for a memory device into indirect memory input data and an indirect address signal or stride vector input data and a stride address signal depending on whether...
|
|
|
5371896 |
Multi-processor having control over synchronization of processors in mind mode and method of operation
There is disclosed a multiprocessor system arranged, in one embodiment, as an image and graphics processor. The processor is structured with several individual processors all having communication...
|
|
|
5355508 |
Parallel data processing system combining a SIMD unit with a MIMD unit and sharing a common bus, memory, and system controller
There are SIMD type parallel data processing systems having a single instruction stream and multiple data streams and MIMD type parallel data processing systems having multiple instruction and data...
|
|
|
5239654 |
Dual mode SIMD/MIMD processor providing reuse of MIMD instruction memories as data memories when operating in SIMD mode
A multi-processor system and method arranged, in one embodiment, as an image and graphics processor. The multiprocessor system includes several individual processors all having communication links...
|
|
|
5197140 |
Sliced addressing multi-processor and method of operation
A multi-processor system arranged, in one embodiment, as an image and graphics processor. The processor is structured with several individual processors all having communication links to several...
|
|
|
5175862 |
Method and apparatus for a special purpose arithmetic boolean unit
A special purpose arithmetic boolean unit is capable of performing extremely parallel bit-level boolean operations, particularly bit matrix manipulations. The special purpose arithmetic boolean...
|
|
|
5138704 |
Data processing apparatus having a parallel arrangement of data communication and data computation
A control method for processing elements (PE) in a parallel processing system, such as an array processor, in which data processing is carried out with data transfer between the PEs, and wherein...
|
|
|
5050065 |
Reconfigurable multiprocessor machine for signal processing
In a multiprocessor machine comprising K channels of different signals, the signals are converted to digital samples by K analog-to-digital converters connected respectively to each channel. N...
|
|
|
4821176 |
Data processing arrangement using an interconnecting network on a single semiconductor chip
A data processing arrangement intended for use, inter alia, in a multi-processing system for use in association with a systolic array is implemented on a single semiconductor chip. The arrangement...
|
|
|
4809171 |
Concurrent processing of data operands
An operand processing unit (10) carries out processing of operands in a computer. The unit (10) includes a plurality of operation circuits (12, 14, 16, 18, 20). A source bus (22) provides one...
|
|
|
4809169 |
Parallel, multiple coprocessor computer architecture having plural execution modes
A coprocessor architecture specifically adapted for parallel operation as one of an array of coprocessors is described. Each of the coprocessors of the array are commonly responsive to a host...
|
|
|
4412303 |
Array processor architecture
A high speed parallel array data processing architecture fashioned under a computational envelope approach includes a data base memory for secondary storage of programs and data, and a plurality of...
|