|
Match
|
Document |
Document Title |
|
|
7539845 |
Coupling integrated circuits in a parallel processing environment
An integrated circuit comprises a plurality of tiles. Each tile comprises a processor, and a switch including switching circuitry to forward data received over data paths from other tiles to the...
|
|
|
7418536 |
Processor having systolic array pipeline for processing data packets
A processor for use in a router, the processor having a systolic array pipeline for processing data packets to determine to which output port of the router the data packet should be routed. In one...
|
|
|
7380101 |
Architecture for a processor complex of an arrayed pipelined processing engine
A processor complex architecture facilitates accurate passing of transient data among processor complex stages of a pipelined processing engine. The processor complex comprises a central processing...
|
|
|
7278009 |
Tiered sequential processing media data through multiple processor chains with longest path tier assignment of processors
Tiered command distribution is described. In an embodiment, a pipeline architecture includes processor chains of data processors that process control events received from an application interface...
|
|
|
7260709 |
Processing method and apparatus for implementing systolic arrays
The present invention relates to a processing method and apparatus for implementing a systolic-array-like structure. Input data are stored in a depth-configurable register means (DCF) in a...
|
|
|
7237086 |
Configuring a management module through a graphical user interface for use in a computer system
A customization program for use in customizing a baseboard management controller used for monitoring operation of various computer system components is disclosed. A user interacts with the...
|
|
|
7100021 |
Barrier synchronization mechanism for processors of a systolic array
A mechanism synchronizes among processors of a processing engine in an intermediate network station. The processing engine is configured as a systolic array having a plurality of processors arrayed...
|
|
|
7069372 |
Processor having systolic array pipeline for processing data packets
A processor for use in a router, the processor having a systolic array pipeline for processing data packets to determine to which output port of the router the data packet should be routed. In one...
|
|
|
6993764 |
Buffered coscheduling for parallel programming and enhanced fault tolerance
A computer implemented method schedules processor jobs on a network of parallel machine processors or distributed system processors. Control information communications generated by each process...
|
|
|
6986022 |
Boundary synchronization mechanism for a processor of a systolic array
A mechanism synchronizes instruction code executing on a processor of a processing engine in an intermediate network station. The processing engine is configured as a systolic array having a...
|
|
|
6915410 |
Compiler synchronized multi-processor programmable logic device with direct transfer of computation results among processors
A system for designing and implementing digital integrated circuits utilizing a set of synchronized sequencers that permit quick and efficient parallel processing of system level designs. The...
|
|
|
6754802 |
Single instruction multiple data massively parallel processor systems on a chip and system using same
A single chip active memory includes a plurality of memory stripes, each coupled to a full word interface and one of a plurality of processing element (PE) sub-arrays. The large number of couplings...
|
|
|
6636561 |
Channel equalisers
The present invention provides a method whereby an adaptive equaliser is applied to the terminal (mobile) receivers in a cellular radio CDMA system whose purpose is to minimise the mutual...
|
|
|
6578133 |
MIMD array of single bit processors for processing logic equations in strict sequential order
A system for designing and implementing digital integrated circuits utilizing a set of synchronized sequencers that permit quick and efficient parallel processing of system level designs. The...
|
|
|
6513108 |
Programmable processing engine for efficiently processing transient data
A programmable processing engine processes transient data within an intermediate network station of a computer network. The engine comprises an array of processing elements symmetrically arrayed as...
|
|
|
6460127 |
Apparatus and method for signal processing
An associative signal processing apparatus for processing a plurality of samples of an incoming signal in parallel, the apparatus comprising: (a) an array, of processors, each processor including a...
|
|
|
6442669 |
Architecture for a process complex of an arrayed pipelined processing engine
A processor complex architecture facilitates accurate passing of transient data among processor complex stages of a pipelined processing engine. The processor complex comprises a central processing...
|
|
|
6405185 |
Massively parallel array processor
Image processing for multimedia workstations is a computationally intensive task requiring special purpose hardware to meet the high speed requirements associated with the task. One type of...
|
|
|
6308250 |
Method and apparatus for processing a set of data values with plural processing units mask bits generated by other processing units
A method and system for operating a computing system having multiple processing units. According to a new machine instruction, called the iota instruction, the computing system operates on a vector...
|
|
|
6272621 |
Synchronization and control system for an arrayed processing engine
A synchronization and control system for an arrayed processing engine of an intermediate network station comprises sequencing circuitry that controls the processing engine. The processing engine...
|
|
|
6219777 |
Register file having shared and local data word parts
Disclosed is a register file used in a multiprocessor composition composed of a plurality of processor elements, the register file having a plurality of words and being provided for each of the...
|
|
|
6195739 |
Method and apparatus for passing data among processor complex stages of a pipelined processing engine
A processor complex architecture facilitates accurate passing of transient data among processor complex stages of a pipelined processing engine. The processor complex comprises a central processing...
|
|
|
5999961 |
Parallel prefix operations in asynchronous processors
A circuit for performing prefix computation in an asynchronous digital processor by implementing a serial process and a tree process for the same prefix computation in parallel. The first output...
|
|
|
5964860 |
Sequence information signal processor
An electronic circuit is used to compare two sequences, such as genetic sequences, to determine which alignment of the sequences produces the greatest similarity. The circuit includes a linear...
|
|
|
5937202 |
High-speed, parallel, processor architecture for front-end electronics, based on a single type of ASIC, and method use thereof
An array of processors, each having a data input for receiving raw data, and other data input ports for receiving data for other processors of the plurality. Each processor processes data according...
|
|
|
5790879 |
Pipelined-systolic single-instruction stream multiple-data stream (SIMD) array processing with broadcasting control, and method of operating same
A pipelined-systolic SIMD array processing architecture includes an array of processing elements, registers-delays, and multiplexers. One or more of the registers-delays having one or more...
|
|
|
5757959 |
System and method for handwriting matching using edit distance computation in a systolic array processor
Apparatus and a method for comparing an electronic handwritten pattern to a stored string are provided. The string includes a group of portions, each having at least one stroke. Movement of a...
|
|
|
5708830 |
Asynchronous data coprocessor utilizing systolic array processors and an auxiliary microprocessor interacting therewith
A coprocessor has a systolic array of processors each associated with a memory; an array data bus conveying input data to and output data from connections to the array; data buffers for the input...
|
|
|
5659781 |
Bidirectional systolic ring network
A ring-structured network allowing bidirectional, point-to-point, communications between a plurality of nodes (200A-E), some of them equipped with a computing element (210) and a local memory...
|
|
|
5659780 |
Pipelined SIMD-systolic array processor and methods thereof
A pipelined SIMD-systolic array processor and its methods, mainly comprising a number of processing elements constructed as array architecture, multiport memory, registers, multiplexers, and...
|
|
|
5634071 |
Synchronous processing method and apparatus for a plurality of processors executing a plurality of programs in parallel
A synchronous processing system including a plurality of processors and a communications network. Each processor includes a synchronization combination storage element, status storage element,...
|
|
|
5634067 |
Systolic array processor
A systolic array processor is provided which is adapted to virtually constitute a number of analog type pipelining processors which operate in a parallel manner on an analog type shift register...
|
|
|
5630154 |
Programmable systolic array system arranged in a found arrangement for passing data through programmable number of cells in a time interleaved manner
A linear systolic array of computation cells, each cell having several vector rotation stages. These stages are programmable to provide efficient implementation of a variety of matrix algorithms....
|
|
|
5600843 |
Ring systolic array system for synchronously performing matrix/neuron computation using data transferred through cyclic shift register connected in cascade of trays
A parallel data processing system comprises a plurality of data processing units each having at least one input and storing data of a matrix and a plurality of trays each having a first input and...
|
|
|
5524258 |
Real-time processing of packetized time-sampled signals employing a systolic array
A real-time data processing system employs a control computer which defines a pre-processing arrangement of data channels to speed processing, and an arrangement of output data channels to provide...
|
|
|
5471627 |
Systolic array image processing system and method
A systolic array of processing elements is connected to receive weight inputs and multiplexed data inputs for operation in two dimension convolution mode, or fully-connected neural network mode, or...
|
|
|
5317755 |
Systolic array processors for reducing under-utilization of original design parallel-bit processors with digit-serial processors by using maximum common divisor of latency around the loop connection
A method of transforming systolic arrays using bit-parallel arithmetic into arrays using digit-serial arithmetic is described. Digit-serial computation is an area-time efficient method of doing...
|
|
|
5297289 |
System which cooperatively uses a systolic array processor and auxiliary processor for pixel signal enhancement
A Lofargram Enhancement System having a processor having 1 to i rows and 1 to j columns of processing elements or data cells. Each data cell has a location corresponding to an index, a...
|
|
|
5179714 |
Parallel bit serial data processor
A single instruction multiple data systolic array processor having provision for local address generation, direct access to external devices, and programmable cell interconnectivity for providing...
|
|
|
5018065 |
Processor for constrained least squares computations
A processor is provided which is suitable for constrained least squares computations. It incorporates a systolic array of boundary, internal, constraint and multiplier cells arranged as triangular...
|
|
|
4980851 |
Reduced power pipelined static data transfer apparatus
A pipelined processor is provided with a plurality of control stages controlling a datapath made up of a plurality of parallel static-type data latches. The latches each include a feedback circuit,...
|
|
|
4967340 |
Adaptive processing system having an array of individually configurable processing components
An adaptive processing system for real-time signal processing of one or more input signals in parallel-pipeline fashion is provided. According to the invention, the adaptive processing system...
|
|
|
4905183 |
Pattern generator having plural pattern generating units executing instructions in parallel
A pattern generator permitting to output patterns at high speed and having an operating function, which is suitable for generating test patterns for memory ICs. Although it was known heretofore to...
|
|
|
4845610 |
Target recognition using string-to-string matching
A method for determining whether a perceived target is acceptably close to a model target. The perceived target is first segmented using a relaxation based procedure. Structural features from the...
|
|
|
4821176 |
Data processing arrangement using an interconnecting network on a single semiconductor chip
A data processing arrangement intended for use, inter alia, in a multi-processing system for use in association with a systolic array is implemented on a single semiconductor chip. The arrangement...
|
|
|
4727503 |
Systolic array
A systolic array of cells for processing a data stream includes an arrangement of nearest-neighbor connected boundary cells, internal cells and a multiplier, arranged as a triangular array and a...
|
|
|
4698751 |
Systolic array for solving cyclic loop dependent algorithms
A systolic array (1) for reducing the time required to solve an algorithm having cyclic loop dependency, i.e., nested loops in which values calculated by inner loops depend upon indices of said...
|
|
|
4524428 |
Modular input-programmable logic circuits for use in a modular array processor
A general circuit design for the various functional types of modules used in the Elemental Processors of a Modular Array Processor. These modules nominally include an input-programmable logic...
|