|
Match
|
Document |
Document Title |
|
|
7631165 |
Processor organized in clusters of processing elements and cluster interconnections by a clustering process
An array processor includes processing elements ( 00, 01, 02, 03, 10, 11, 12, 13, 20, 21, 23, 30, 31, 32, 33 ) arranged in clusters (e.g., 44, 46, 48, 50 ) to form a rectangular array ( 40 )....
|
|
|
7610481 |
Method and apparatus to support independent systems in partitions of a processing system
A processing system with multiple processing units may support separate operating systems (OSs) in separate partitions. During an initialization process, a preboot manager in the processing system...
|
|
|
7606995 |
Allocating resources to partitions in a partitionable computer
Techniques are provided for allocating a plurality of resources on a chip to a plurality of partitions in a partitionable computer system. In one embodiment, a resource allocated to a first...
|
|
|
7568063 |
System and method for a distributed crossbar network using a plurality of crossbars
A system and method for single hop, processor-to-processor communication in a multiprocessing system over a plurality of crossbars are disclosed. Briefly described, one embodiment is a...
|
|
|
7564976 |
System and method for performing security operations on network data
A system and method are described for performing security operations on network data. According to an exemplary embodiment, a system for performing security operations on network data includes...
|
|
|
7523454 |
Apparatus and method for routing a transaction to a partitioned server
An apparatus and method for routing a transaction to a partitioned server. The invention comprises identifying a plurality of partitions (e.g., logical, resource, etc.) on the server, determining a...
|
|
|
7519800 |
Apparatus and method for enforcing homogeneity within partitions of heterogeneous computer systems
A heterogeneous computer system has multiple interconnected cells, each cell has multiple primary processors of the same Instruction Set Architecture (ISA) type, but different cells may have...
|
|
|
7493468 |
Method for broadcasting instructions/data to a plurality of processors in a multiprocessor device via aliasing
A method for broadcasting instructions/data to a plurality of processors in a multiprocessor device via aliasing is provided. In order to broadcast data to a plurality of processors, a control...
|
|
|
7451183 |
Assembly and method for balancing processors in a partitioned server
A system and method for automatically allocating computing resources in a partitioned server. The method includes determining that a partition of the partitioned server requires activation of a...
|
|
|
7428628 |
Method and apparatus for management of control flow in a SIMD device
A single instruction multiple data processing device includes a plurality of processing elements. Each processing element includes an execute mask count register storing a plurality of bits. The...
|
|
|
7406583 |
Autonomic computing utilizing a sequestered processing resource on a host CPU
An autonomic computing environment is provided by sequestering one of a plurality of processor resources, partitioning a memory, and hiding an input/output (I/O) device. One processor resource is...
|
|
|
7401203 |
Method for wiring allocation and switch configuration in a multiprocessor environment
A method for wiring allocation and switch configuration in a multiprocessor computer, the method including employing depth-first tree traversal to determine a plurality of paths among a plurality...
|
|
|
7398380 |
Dynamic hardware partitioning of symmetric multiprocessing systems
Dynamic hardware partitioning of symmetric multiprocessing systems enables on-the-fly provisioning of servers of varying performance characteristics by configuring physical partitions having...
|
|
|
7370159 |
Microprocessor having an extended addressable space
A microprocessor includes a processing unit, an address bus connected to an addressable memory space, and executes instructions from an instruction set for accessing the addressable memory space....
|
|
|
7315895 |
***WITHDRAWN PATENT AS PER THE LATEST USPTO WITHDRAWN LIST***
Fault containment and error handling in a partitioned system with shared resources
A system and method for fault containment and error handling within a domain in a partitioned computer system includes a system manager having read and write access to a resource definition table....
|
|
|
7272664 |
Cross partition sharing of state information
A method and system are disclosed for managing saved process states in a memory of a data processing system that has multiple partitions executing independent operating systems. A hypervisor...
|
|
|
7240116 |
Dynamic RDF groups
Described are techniques used in dynamically modifying RDF groups. A system call is issued by a host computer system to execute a remote system call on a first data storage system to create,...
|
|
|
7237087 |
Reconfigurable multidimensional array processor allowing runtime reconfiguration of selected individual array cells
An expanded arithmetic and logic unit (EALU) with special extra functions is integrated into a configurable unit for performing data processing operations. The EALU is configured by a function...
|
|
|
7237086 |
Configuring a management module through a graphical user interface for use in a computer system
A customization program for use in customizing a baseboard management controller used for monitoring operation of various computer system components is disclosed. A user interacts with the...
|
|
|
7191311 |
Method and system of interconnecting processors of a parallel computer to facilitate torus partitioning
The present invention provides a method and system of interconnecting L processors of a parallel computer to facilitate torus partitioning, (a) where each of the processors includes a processing...
|
|
|
7184003 |
Personal electronics device with display switching
A novel personal electronic device includes a first (embedded) and second (non-embedded) processors including associated operating systems and functions. In one aspect, the first processor performs...
|
|
|
7162560 |
Partitionable multiprocessor system having programmable interrupt controllers
A system that may optionally be partitioned into multiple domains is disclosed. Each domain is capable of independently powering on, executing a firmware program, and loading an operating system,...
|
|
|
7140020 |
Dynamic management of virtual partition computer workloads through service level optimization
The present invention is directed to a system and method for managing allocation of a computer resource to at least one partition of a plurality of partitions of a multiple partition computer...
|
|
|
7133998 |
Active memory processing array topography and method
An integrated active memory device includes an array of processing elements coupled to a dynamic random access memory device and to a component supplying instructions to the processing elements....
|
|
|
7100020 |
Digital communications processor
An integrated circuit ( 203 ) for use in processing streams of data generally and streams of packets in particular. The integrated circuit ( 203 ) includes a number of packet processors ( 307, 313,...
|
|
|
7069416 |
Method for forming a single instruction multiple data massively parallel processor system on a chip
A single chip active memory includes a plurality of memory stripes, each coupled to a full word interface and one of a plurality of processing element (PE) sub-arrays. The large number of couplings...
|
|
|
7017158 |
Multi-processor system, data processing system, data processing method, and computer program
The multi-processor system comprises a plurality of cell processors for performing data processing, a BCMC for broadcasting broadcast data including data used in data processing to the plurality of...
|
|
|
7007035 |
Parallel object-oriented decision tree system
A data mining decision tree system that uncovers patterns, associations, anomalies, and other statistically significant structures in data by reading and displaying data files, extracting relevant...
|
|
|
7000090 |
Center focused single instruction multiple data (SIMD) array system
A center focussed SIMD array system including an SIMD array including a plurality of processing elements arranged in a number of columns and rows and having two mutually perpendicular axes of...
|
|
|
6981083 |
Processor virtualization mechanism via an enhanced restoration of hard architected states
A method and system are disclosed for pre-loading a hard architected state of a next process from a pool of idle processes awaiting execution. When an executing process is interrupted on the...
|
|
|
6973559 |
Scalable hypercube multiprocessor network for massive parallel processing
A system and method for interconnecting a plurality of processing element nodes within a scalable multiprocessor system is provided. Each processing element node includes at least one processor and...
|
|
|
6957435 |
Method and apparatus for allocating processor resources in a logically partitioned computer system
A processor allocation mechanism for a logically partitionable computer system allows an administrator to specify processing capability allocable to each partition as an equivalent number of...
|
|
|
6938078 |
Data processing apparatus and data processing method
A data processing apparatus of the present invention includes a plurality of nodes each of which includes at least one processor and which is divided to a plurality groups, a bus to which the nodes...
|
|
|
6931518 |
Branching around conditional processing if states of all single instruction multiple datapaths are disabled and the computer program is non-deterministic
A method of determining whether datapaths executing in a computer program should execute conditional processing block includes determining whether processor enable (PE) states of all of the...
|
|
|
6854021 |
Communications between partitions within a logically partitioned computer
Method and apparatus for sending data from one partition to a second partition within a logically partitioned computer. In a data processing system having multiple logical partitions, a send queue...
|
|
|
6839889 |
Mixed hardware/software architecture and method for processing xDSL communications
A method of implementing a scaleable architecture for a communications system is disclosed, based on minimizing a total gate count for the communications system to reduce cost, complexity, etc. The...
|
|
|
6802063 |
64-bit open firmware implementation and associated api
An improved logically partitioned data processing system is provided. In one embodiment, the data processing system includes a plurality of hardware devices, including processors, and a plurality...
|
|
|
6772259 |
Interrupt handlers used in different modes of operations
According to the present invention, when an interrupt occurs in a computer system running an operating system, control takes a separate code path in the operating system, depending on whether the...
|
|
|
6754802 |
Single instruction multiple data massively parallel processor systems on a chip and system using same
A single chip active memory includes a plurality of memory stripes, each coupled to a full word interface and one of a plurality of processing element (PE) sub-arrays. The large number of couplings...
|
|
|
6748514 |
Parallel processor and image processing system for simultaneous processing of plural image data items without additional circuit delays and power increases
A parallel processor and an image processing system incorporating such processor are disclosed. Control signals in the parallel processor are generated by an instruction sequence control unit, and...
|
|
|
6725284 |
Logical partition hosted virtual input/output using shared translation control entries
The present invention provides a method for sharing I/O facilities among logical partitions. A remote translation control entry table is created on a hosted partition appearing to own a virtual...
|
|
|
6721858 |
Parallel implementation of protocol engines based on memory partitioning
A method and system for the parallel implementation of protocol engines based on memory partitioning. The method comprises the steps of partitioning a shared memory space into multiple...
|
|
|
6711700 |
Method and apparatus to monitor the run state of a multi-partitioned computer system
An apparatus and method for monitoring the state of a computer system running multiple operating systems shared by a partition manager is provided. A dedicated service processor monitors the...
|
|
|
6681240 |
Apparatus and method for specifying maximum interactive performance in a logical partition of a computer system independently from the maximum interactive performance in other partitions
A partitioner for creating logical partitions allows a user to specify maximum interactive performance in one partition independently of maximum interactive performance of other partitions to...
|
|
|
6662216 |
Fixed bus tags for SMP buses
According to a first aspect of the present invention, a data processing system is provided that includes a communication network to which multiple devices are coupled. A first of the multiple...
|
|
|
6654906 |
Recovery from instruction fetch errors in hypervisor code
A method, system, and apparatus for recovering form an instruction fetch error is provided. In one embodiment, a data processing system maintains a primary copy and an alternate copy of a set of...
|
|
|
6633916 |
Method and apparatus for virtual resource handling in a multi-processor computer system
Multiple instances of operating systems execute cooperatively in a single multiprocessor computer wherein all processors and resources are electrically connected together. The single physical...
|
|
|
6631421 |
Recursive partitioning of networks
Methods and systems consistent with the present invention provide a family of networks ranging from 2 nodes to 16 nodes that can be partitioned in an unconstrained manner. That is, where the number...
|
|
|
6618800 |
Procedure and processor arrangement for parallel data processing
A procedure and a processor arrangement for parallel data processing in which data are read out from a data memory and are conveyed via a communications unit to processing units for parallel...
|
|
|
6587938 |
Method, system and program products for managing central processing unit resources of a computing environment
Central processing unit (CPU) resources are managed within a computing environment. When the allocation of CPU resources to a partition of the computing environment is to be adjusted, the...
|