|
Match
|
Document |
Document Title |
|
|
8166237 |
Configurable allocation of thread queue resources in an FPGA
A programmable logic device includes a hard-logic portion that selectively aggregates bandwidth of data ports and maps logically and physically the transactions from these ports. The memory...
|
|
|
8166251 |
Data prefetcher that adjusts prefetch stream length based on confidence
In an embodiment, a processor includes a data cache and a prefetch unit coupled to the data cache. The prefetch unit is configured to identify a prefetch stream in cache misses from the data cache,...
|
|
|
8156305 |
Remapping of data addresses for large capacity low-latency random read memory
Described herein are method and apparatus for using an LLRRM device as a storage device in a storage system. At least three levels of data structures may be used to remap storage system addresses...
|
|
|
8151084 |
Using address and non-address information for improved index generation for cache memories
Embodiments of the present invention provide a system that generates an index for a cache memory. The system starts by receiving a request to access the cache memory, wherein the request includes...
|
|
|
8145878 |
Accessing control and status register (CSR)
A system may comprise one or more source agents, target agents, and a plurality of directory agents, which may determine the target agent to which one or more transactions generated by the source...
|
|
|
8145876 |
Address translation with multiple translation look aside buffers
A data processing device employs a first translation look-aside buffer (TLB) to translate virtual addresses to physical addresses. If a virtual address to be translated is not located in the first...
|
|
|
8145841 |
Method and system for initializing storage in a storage system
Embodiments of systems and methods for a storage system are disclosed. More particularly, in certain embodiments desired locations of storage devices may be zeroed out during operation of the...
|
|
|
8140761 |
Event tracking hardware
An event tracking hardware engine having N (≧2) caches is invoked when an event of interest occurs, using a corresponding key. The event tracking engine stores a cumulative number of occurrences f...
|
|
|
8139586 |
Enhanced packet classification
A method for classifying a data packet containing a header is provided. The method may comprise parsing the header of a data packet into header elements. Rules in secondary lookup tables generated...
|
|
|
8140769 |
Data prefetcher
In an embodiment, a processor includes a data cache and a prefetch unit coupled to the data cache. The prefetch unit is configured to detect one or more prefetch streams corresponding to load...
|
|
|
8140825 |
Systems and methods for selectively closing pages in a memory
Systems, methods and media for selectively closing pages in a memory in anticipation of a context switch are disclosed. In one embodiment, a table is provided to keep track of open pages for...
|
|
|
8127096 |
High capacity thin provisioned storage server with advanced snapshot mechanism
Technologies for high capacity storage servers with thin provisioning can support an increased storage capacity and an increased number of snapshots within a data storage system while maintaining a...
|
|
|
8127110 |
Method, system, and medium for providing interprocessor data communication
A method of transmitting data between processors, including: establishing and storing an encoding method for each area of virtual address space of a first processor in a predetermined storage...
|
|
|
8122225 |
LUN masking/mapping in a SR-IOV enabled SAS adapter
A “LUN Table” enables Logical Unit Number (LUN) mapping/masking within an Input/Output Virtualization IOV adapter included in a Serial Attached Small Computer System Interface (“SAS” or “Serial...
|
|
|
8122198 |
Modified machine architecture with partial memory updating
The updating of only some memory locations in a multiple computer environment in which at least one applications program (50) executes simultaneously on a plurality of computers M1, M2 . . . Mn...
|
|
|
8112578 |
Low power, hash-content addressable memory architecture
A comparand word is input to a plurality of hash circuits, with each hash circuit responding to a different portion of the comparand word. The hash circuits output a hash signal which enables or...
|
|
|
8089967 |
Modification of a switching table of an internet protocol switch
Methods for modifying a switching table of an Internet Protocol (IP) switch. The methods include: receiving a dynamic host configuration protocol (DHCP) option 43 request from a host of a LAN at an...
|
|
|
8086796 |
Storage system, load distribution management method, and storage medium
A host computer includes a virtual disk control part for controlling an input/output request into a virtual disk. A plurality of storage subsystems includes a load monitoring part for measuring a...
|
|
|
8077616 |
Data transmission apparatus and data transmission method
In a data transmission apparatus, provisions are made to be able to trace the result of processing or discarding of a specific packet from outside the apparatus. More specifically, in a data...
|
|
|
8078825 |
Composite hash and list partitioning of database tables
A method for partitioning during an online node add. The method includes providing a data storage cluster with first and second nodes, and storing a table of data in the data storage cluster with a...
|
|
|
8060720 |
System and method for removing a storage server in a distributed column chunk data store
An improved system and method for removing a storage server in a distributed column chunk data store is provided. A distributed column chunk data store may be provided by multiple storage servers...
|
|
|
8059658 |
Method and system for automatic expansion and contraction of IP host forwarding database
An indication of a host route to be added to a forwarding database table as an entry is received. The host route is added to a first hardware table or a second hardware table if a space is...
|
|
|
8044961 |
Automatic synthesis of font tables for character layout
Data tables that are required for the proper processing of font glyphs are automatically synthesized if they do not form part of an original font definition. The synthesized tables are stored in an...
|
|
|
8037440 |
Optimization of ROM structure by splitting
A method for designing a read-only memory (ROM), and related device, includes partitioning a dataset into two or more sub-datasets that each have the same address space, but are of a smaller...
|
|
|
8028148 |
Safe and efficient allocation of memory
Aspects of the present invention are directed at centrally managing the allocation of memory to executable images in a way that inhibits malware from identifying the location of the executable...
|
|
|
8026921 |
Driving method, driving circuit and driving apparatus for a display system
A table-based driving circuit for displays that switches between a normal operational mode and a read table block mode. The driving circuit comprises an address sequencer and a memory. The memory...
|
|
|
8028009 |
Incremental garbage collection of data in a secondary storage
A method and apparatus for different embodiments of incremental garbage collection of data in a secondary storage. In one embodiment, a method comprises locating blocks of data in a log that are...
|
|
|
8019926 |
Automatically assigning a multi-dimensional physical address to a data storage device
A method of assigning a multi-dimensional physical address to a tape-based data storage device is provided. The method includes accessing a first signal from a first communication path electrically...
|
|
|
8010736 |
Nonvolatile semiconductor memory device for supporting high speed search in cache memory
A method for reducing a memory map table search time when employing a semiconductor memory device as a temporary memory of large capacity storage device, and a semiconductor memory device...
|
|
|
8001358 |
Microprocessor and method of processing data including peak value candidate selecting part and peak value calculating part
A data storing part outputs n-bit data according to a reading address generated by an address generator. A peak value candidate selecting part selects a maximum value of a plurality of elements...
|
|
|
7996611 |
Backup data management system and backup data management method
Provided are a backup data management system and a backup data management method capable of facilitating the management of backup data that is multiplexed between different storage apparatuses. The...
|
|
|
7991969 |
Method, system, apparatus, and computer-readable medium for improving disk array performance
A method, system, apparatus, and computer-readable medium are provided for improved maintenance of metadata relating to a mass storage array. The metadata may comprise the data structures utilized...
|
|
|
7975108 |
Request tracking data prefetcher apparatus
A request tracking data prefetch apparatus for a computer system is described. The apparatus includes a prefetcher coupled to a memory of the computer system. A tracker is coupled to the...
|
|
|
7975109 |
System including a fine-grained memory and a less-fine-grained memory
A data processing system includes one or more nodes, each node including a memory sub-system. The sub-system includes a fine-grained, memory, and a less-fine-grained (e.g., page-based) memory. The...
|
|
|
7966474 |
System, method and computer program product for translating storage elements
A system, method and computer program product for translations in a computer system. The system includes a general purpose register containing a base address of an address translation table. The...
|
|
|
7953954 |
Flash storage partial page caching
Methods and apparatus may operate to receive allocation requests from a processor configured to manage memory comprising a non-volatile memory device configurable as a plurality of blocks...
|
|
|
7941605 |
Methods and apparatus for generating a result based on a lookup result from a lookup operation using an associative memory and processing based on a discriminator portion of a lookup word
Methods and apparatus are disclosed for generating a result based on a lookup result from a lookup operation using an associative memory and processing based on a discriminator portion of a lookup...
|
|
|
7930515 |
Virtual memory management
A method for managing a virtual memory system configured to allow multiple page sizes is described. Each page size has at least one table associated with it. The method involves maintaining entries...
|
|
|
7925829 |
I/O operations for a storage array
Handling I/O operations for a storage array includes distributing metadata among separate memories of a plurality of directors of the storage array, where the metadata correlates logical device...
|
|
|
7921185 |
System and method for managing switch and information handling system SAS protocol communication
An SAS domain map is automatically generated at an SAS concentrator switch by a virtual mapping device that presents itself as a target for discovery by SAS devices interfaced with the...
|
|
|
7913060 |
Method and apparatus for physical width expansion of a longest prefix match lookup table
A lookup unit matrix combines a plurality of lookup units to provide a longest prefix match for a search key longer than the lookup unit's mapper key. A portion of the search key is provided to...
|
|
|
7908459 |
Security for logical unit in storage subsystem
Mapping tables are for stipulating information for primarily identifying computers, information for identifying a group of the computers and a logical unit number permitting access from the host...
|
|
|
7904678 |
Technique for recovering mirror consistency in cooperative virtual storage
Disclosed is a method implementable by a computer system for maintaining consistency between mirrors of a mirrored data volume. In one embodiment, the method includes the computer system generating...
|
|
|
7904677 |
Memory control device
A memory control device that can improve the speed of a memory interface. A packet disassembly section disassembles packet data into segments and detects packet quality information. A memory...
|
|
|
7885205 |
Media access control (MAC) address management system and method
A media access control (MAC) address management system, comprises logic configured to generate a MAC address for at least one network device of a computing device based on a MAC address of another...
|
|
|
7882310 |
Methods and apparatus for managing a shared memory in a multi-processor system
Methods and apparatus provide for associating memory allocation table (MAT) entries with nodes in a binary tree such that the nodes and the entries are grouped into hierarchical levels, each entry...
|
|
|
7849287 |
Efficiently controlling special memory mapped system accesses
In one embodiment, an input/output memory management unit (IOMMU) comprises a control register configured to store a base address of a set of translation tables and control logic coupled to the...
|
|
|
7840952 |
Method and system for generating object code to facilitate predictive memory retrieval
A method and system are described for generating reference tables in object code which specify the addresses of branches, routines called, and data references used by routines in the code. In a...
|
|
|
7835806 |
Method for indirect access to controller data using name stored in string tag
A controller can process an instruction directed to the controller itself to access data in the memory of the controller dynamically at runtime, where the data can be indirectly accessed by...
|
|
|
7836295 |
Method and apparatus for improving the resilience of content distribution networks to distributed denial of service attacks
Several deterrence mechanisms suitable for content distribution networks (CDN) are provided. These include a hash-based request routing scheme and a site allocation scheme. The hash-based request...
|