Match Document Document Title
7610455 Technique to read special mode register  
Embodiments are provided in which a method and apparatus for accessing a special mode register of a memory device are described. A command to access the special mode register is detected. The...
7610410 Method and a system for establishing a connection with identification and group information  
A method for establishing a wireless connection between a first wireless device provided in a computer and a second wireless device, wherein group information that identifies the first wireless...
7606994 Cache memory system including a partially hashed index  
In one embodiment, a cache memory system includes a cache memory coupled to a cache controller. The cache memory controller may receive an address and generate an index value corresponding to the...
RE40904 Apparatus for generating target addresses within a circular buffer including a register for storing position and size of the circular buffer  
The invention comprises a hardware constructed address generator for a circular buffer which can be of any size and be in any position in memory. The address generator calculates both an absolute...
7577819 Vector indexed memory unit and method  
Disclosed is a vector indexed memory unit and method of operation. In one embodiment a plurality of values are stored in segments of a vector index register. Individual ones of the values are...
7571281 Look-up filter structures, systems and methods for filtering accesses to a pool of tags for cache memories  
In one embodiment, an apparatus includes an input port to receive a request to determine whether data units are stored in the cache, as well as an output port to generate look-ups for the pool of...
7568083 Memory mapped register file and method for accessing the same  
A register file for a data processing system comprises a memory unit, input ports, and output ports. The memory unit includes a plurality of memory locations. Each memory location is addressable...
7567569 Method for recursive BGP route updates in MPLS networks  
A method for providing BGP route updates in an MPLS network is disclosed. The route update is performed at a router having a forwarding information table containing BGP routes and an internal...
7549038 Method and system for determining memory chunk location using chunk header information  
A computer system memory is structured as contiguous memory chunks, each chunk having a header. A chunk header includes a first offset value, a sign bit associated with the first offset value, and...
7539844 Prefetching indirect array accesses  
A method for prefetching data from an array, A, the method including: detecting a stride, dB, of a stream of index addresses of an indirect array, B, contents of each index address having...
7526596 ***WITHDRAWN PATENT AS PER THE LATEST USPTO WITHDRAWN LIST***
Methods and systems for an identifier-based memory section
 
A storage system that may include one or more memory devices, a memory interface device corresponding to one or more of the memory devices, which are organized in sections, and a section...
7519852 Apparatus, system, and method for redirecting an instruction pointer to recovery software instructions  
An apparatus, system, and method are disclosed for redirecting an instruction pointer to recovery software instructions. A load module copies a first and second process to memory locations...
7515159 Reconfigurable address generation circuit for image processing, and reconfigurable LSI comprising the same  
A reconfigurable address generation circuit for image processing is configured to an arbitrary state based on configuration data generates a read address for reading out image data of pixel units...
7509477 Aggregating data from difference sources  
A method and system that aggregates data associated with one or more entities from different data sources are provided. The data sources include documents, web pages, or images that have...
7506133 Method and apparatus for high speed addressing of a memory space from a relatively small address space  
A method and apparatus for high speed addressing of a memory space from a relatively small address space. An N-bit bus interfaces with a memory device having a 2M address memory space, where M is...
7502909 Memory address generation with non-harmonic indexing  
A method for generating a sequence of memory addresses for a multi-dimensional data structure and an address generation unit are disclosed. The address generation unit includes an ADDRESS...
7502906 Non-blocking growable arrays  
A computer system stores a dynamically sized array as a base array that contains references to subarrays in which the (composite) array's data elements reside. Each of the base-array elements that...
7493469 Performance evaluation apparatus, performance evaluation method, program and computer readable recording medium  
From an application program described in the form of a flow graph, input and output arcs are extracted. Packet rates on the input and output arcs are extracted, and it is determined whether the...
7475221 Circular buffer addressing  
Methods and apparatus are provided for performing circular buffer addressing. Upper boundaries, lower boundaries, circular buffer lengths, addresses, and offsets are set to allow circular buffer...
7472254 Systems and methods for modifying a set of data objects  
A system and method for generating and updating a file system on a client computer. An original file system may be compared to an updated file system and the differences between the two file...
7472255 Method for addressing a symbol in a memory and device for processing symbols  
A bitwise addressing mode includes including the shaping of symbols of variable length during an operation for reading or writing a symbol in a bank of memories. The addressing is then done with...
7469243 Method and device for searching fixed length data  
Embodiments of the present invention provide method and device for searching fixed length data. The device includes a hash operation means for operating and outputting a hash value of inputted...
7464230 Memory controlling method  
A method for memory controlling is disclosed. It includes an embedded address generator and a controlling scheme of burst terminates burst, which could erase the latency caused by bus interface...
7464188 Computer system controlling accesses to storage apparatus  
Since no control of accesses made by a computer as accesses to a storage apparatus is executed, the computer can be used illegally to steal and improperly change data stored in the storage...
7447871 Data access program instruction encoding  
A data processing apparatus 2 is provided which is responsive to data access instructions to perform data access operations. These data access instructions have a first form utilizing a 12-bit...
7444488 Method and programmable unit for bit field shifting  
A method and a programmable unit for bit field shifting in a memory device in a programmable unit as a result of the execution of an instruction, in which a bit segment is shifted within a first...
7437532 Memory mapped register file  
A memory mapped register file is disclosed for a data processing system that comprises a memory unit, input ports, and output ports. The memory unit includes a plurality of registers addressable...
7418573 Address generation apparatus and operation apparatus  
An address generation apparatus and an operation apparatus are shown to generate a complex address and to suppress an increase of a mounted area even if a bit width of a counter is widened. An...
7412569 System and method to track changes in memory  
Briefly, a system and a method to efficiently track changes in memory or storage areas, for example, in cache memories of computers and electronic systems. A method in accordance with an exemplary...
7388802 Memory protected against attacks by error injection in memory cells selection signals  
A memory comprises memory cells arranged in a memory array, and an address decoder to apply memory cells selection signals to the memory array according to a read address applied to the memory....
7386702 Systems and methods for accessing thread private data  
Systems and methods are provided for accessing thread private data in a computer. In one embodiment, a method is provided for accessing thread private data in a computer for a program executed by...
7383414 Method and apparatus for memory-mapped input/output  
A method of managing memory mapped input/output (I/O) for a run-time environment is disclosed, in which opaque references are used for accessing information blocks included in files used in a...
7383420 Processor and method of indirect register read and write operations  
A processor is operable to carry out a method that comprises accessing a first register based on a program instruction and obtaining a first register-out value, accessing a second register based...
7383419 Address generation unit for a processor  
A processor includes a memory port for accessing a physical memory under control of an address. A processing unit executing instructions stored in the memory and/or operates on data stored in the...
7380099 Apparatus and method for an address generation circuit  
A method and apparatus for an address generation circuit. In one embodiment, the method includes computing a carry-in for at least one group of a predetermined number of bits of a propagate and a...
7380105 Prediction based instruction steering to wide or narrow integer cluster and narrow address generation  
A method and apparatus for improving the operation of a computer processor by utilizing an asymmetric clustered processor architecture are disclosed. The asymmetric clustered processor apparatus...
7380072 Systems and methods for sharing media in a computer network  
A computerized method for sharing removable storage media in a network, the method comprising associating, in an index entry, a first piece of removable storage media in a first storage device...
7376810 Integrated device with multiple reading and/or writing commands  
An integrated device is provided that includes a non-volatile memory having an addressing parallelism and a data parallelism, and a communication interface for interfacing the memory with an...
7373480 Apparatus and method for determining stack distance of running software for estimating cache miss rates based upon contents of a hash table  
A method and apparatus for determining a stack distance histogram for running software. The method may include receiving a plurality of memory references each including a corresponding address....
7366882 Address calculation unit for an object oriented processor having differentiation circuitry for selectively operating micro-instructions  
A processor is provided with a address calculation unit so as to generate addresses for elements of object oriented data structures in one processor clock cycle.
7366872 Method for addressing configuration registers by scanning for a structure in configuration space and adding a known offset  
A configuration memory space is scanned to locate an identification register whose value matches a predetermined value. The identification register identifies the location of a structure within...
7363478 Retrieving multi-byte vector elements from byte indexed table using replicated and consecutive number added indices for each element index  
A lookup operation is carried out on a data table by logically dividing the data table into a number of smaller sets of data that can be indexed with a single byte of data. Each set of data...
7363465 Semiconductor device, microcomputer, and electronic equipment  
A semiconductor device comprising a bus master and a bus slave connected by a second bus is provided. A bus control unit (BCU) comprises a first relative address control circuit that performs a...
7360058 System and method for generating effective address  
Method, system and computer program product for generating effective addresses in a data processing system. A method, in a data processing system, for generating an effective address includes...
7358868 Method and circuit system for the synchronous transmission of digital signals through a bus  
N binary signals are transmitted through a bus of m leads, where m
7356347 Efficient discovery of devices in a bluetooth environment  
A method and system whereby an initiator device discovers the user-friendly name of another device in a wireless network of devices, such as a Bluetooth network. Initially, the initiator device...
7349981 System, apparatus, and method for string matching  
A system, an apparatus, and a method for dividing an address into at least two parts and searching for an address from a table that matches at least a significant portion of one of those parts....
7343469 Remapping I/O device addresses into high memory using GART  
An address translation apparatus and method that can convert a limited-range memory address from a peripheral device to an expanded-range memory address on the fly. The invention can expand the...
7337300 Procedure for processing a virtual address for programming a DMA controller and associated system on a chip  
A method is provided for processing a virtual address for a program requesting a DMA transfer. The program is designed to be run in user mode on a system on a chip that includes a central...
7334109 Method and apparatus for improving segmented memory addressing  
A method and apparatus for breaking complex X86 segment operations and segmented addressing into explicit sub-operations so that they may be exposed to compiler or translator-based optimizations.