|
Match
|
Document |
Document Title |
|
|
7636833 |
Method for selecting memory busses according to physical memory organization information associated with virtual address translation tables
Systems and methods for program directed memory access patterns including a memory system with a memory, a memory controller and a virtual memory management system. The memory includes a plurality...
|
|
|
7620793 |
Mapping memory partitions to virtual memory pages
Systems and methods for addressing memory using non-power-of-two virtual memory page sizes improve graphics memory bandwidth by distributing graphics data for efficient access during rendering....
|
|
|
7603539 |
Systems and methods for multi-frame control blocks
Systems and methods for implementing multi-frame control blocks in a network processor are disclosed. Embodiments include systems and methods to reduce long latency memory access to less expensive...
|
|
|
7599958 |
Data storing and searching method of a portable player
The present invention relates to a digital audio layer and an audio content file management method of a digital audio player. This method writes address of an recording area containing descriptive...
|
|
|
7596677 |
Paging cache optimization for virtual machine
A system, method and computer program product for virtualizing a processor include a virtualization system running on a computer system and controlling memory paging through hardware support for...
|
|
|
7577764 |
Method, system, and computer program product for virtual adapter destruction on a physical adapter that supports virtual adapters
A method, computer program product, and distributed data processing system for directly destroying the resources associated with one or more virtual adapters that reside within a physical adapter...
|
|
|
7555628 |
Synchronizing a translation lookaside buffer to an extended paging table
A processor including logic to execute an instruction to synchronize a mapping from a physical address of a guest of a virtualization based system (guest physical address) to a physical address of...
|
|
|
7552255 |
Dynamically partitioning pipeline resources
In one embodiment of the present invention, a method includes invalidating an entry of a filter coupled to a pipeline resource if an update to the entry occurs during a first context; and flushing...
|
|
|
7552308 |
Method and apparatus for temporary mapping of executable program segments
A computer implemented method, data processing system, and computer usable code are provided for managing memory use for program segments in an executable program. The process copies a set of...
|
|
|
7552254 |
Associating address space identifiers with active contexts
In one embodiment of the present invention, an apparatus includes a pipeline resource having different address spaces each corresponding to a different address space identifier. Each address space...
|
|
|
7543084 |
Method for destroying virtual resources in a logically partitioned data processing system
A method for directly destroying one or more virtual resources that reside within a physical adapter and that are associated with a virtual host. Specifically, the present invention is directed to...
|
|
|
7539842 |
Computer memory system for selecting memory buses according to physical memory organization information stored in virtual address translation tables
Systems and methods for program directed memory access patterns including a memory system with a memory, a memory controller and a virtual memory management system. The memory includes a plurality...
|
|
|
7490217 |
Design structure for selecting memory busses according to physical memory organization information stored in virtual address translation tables
Design structures for program directed memory access patterns. A design structure is embodied in a machine readable storage medium used in a design process, the design structure including a...
|
|
|
7484074 |
Method and system for automatically distributing real memory between virtual memory page sizes
A method, system and computer program product for allocating real memory to virtual memory page sizes when all real memory is in use includes, in response to a page fault, selecting a page frame...
|
|
|
7480742 |
Method for virtual adapter destruction on a physical adapter that supports virtual adapters
A method for directly destroying the resources associated with one or more virtual adapters that reside within a physical adapter is provided. A mechanism is provided for directly destroying the...
|
|
|
7478249 |
Recording method and apparatus, and editing method apparatus
A recording method includes the steps of causing a first management system retained in a first apparatus to manage a storage medium loaded in a second apparatus when the first apparatus and the...
|
|
|
7467284 |
Method and system of externalising/internalising data record that allow processing of part or all of the record
A method of external data storage in a system including a primary processing device, having a processor and a primary data storage unit, adapted to run application programs for processing active...
|
|
|
7461198 |
System and method for configuration and management of flash memory
A system and a method for configuration and management of flash memory is provided, including a flash memory, a virtual memory region, and a memory logical block region. The flash memory includes a...
|
|
|
7447869 |
Method and apparatus for fragment processing in a virtual memory system
A method and apparatus for fragment processing in a virtual memory system are described. Embodiments of the invention include a coprocessor comprising a virtual memory system for accessing a...
|
|
|
7444637 |
Systems and methods for scheduling coprocessor resources in a computing system
Systems and methods for scheduling coprocessing resources in a computing system are provided without redesigning the coprocessor. In various embodiments, a system of preemptive multitasking is...
|
|
|
7426625 |
Data processing system and computer program product for support of system memory addresses with holes
A method, computer program product, and a data processing system for supporting memory addresses with holes is provided. A first physical address range allocated for system memory for an operating...
|
|
|
7406575 |
Method and system for storing data
In one example, an apparatus is provided to store data in one or more data storage systems by selecting from among at least a first operating mode and a delta replication operating mode. The...
|
|
|
7398353 |
Semiconductor memory card access apparatus, a computer-readable recording medium, an initialization method, and a semiconductor memory card
A predetermined number of erasable blocks positioned at a start of a volume area in a semiconductor memory card are provided so as to include volume management information. A user area following...
|
|
|
7383414 |
Method and apparatus for memory-mapped input/output
A method of managing memory mapped input/output (I/O) for a run-time environment is disclosed, in which opaque references are used for accessing information blocks included in files used in a...
|
|
|
7376809 |
Systems and methods for multi-frame control blocks
Systems and methods for implementing multi-frame control blocks in a network processor are disclosed. Embodiments include systems and methods to reduce long latency memory access to less expensive...
|
|
|
7366865 |
Enqueueing entries in a packet queue referencing packets
Provided are a method, system, network processor, network device, and article of manufacture for enqueueing entries in a packet queue referencing packets. When adding a packet to a first memory...
|
|
|
7363464 |
Apparatus and method for reduction of processor power consumption
A method and apparatus for an apparatus and method for reduction of power consumption in OS that use flat segmentation memory model are described. In one embodiment, the method includes monitoring...
|
|
|
7363491 |
Resource management in security enhanced processors
A processor divides resources into secure resources and non-secure resources. Virtual-to-physical address translation page tables may be stored in either secure or non-secure memory.
|
|
|
7356621 |
Method and system for transferring data between a requesting program and a hardware device
Transferring data between a requesting program and a hardware device. An program requests a pre-allocation of non-pageable memory. The program requests a transfer via a direct memory access (DMA)...
|
|
|
7356667 |
Method and apparatus for performing address translation in a computer system
An address translation unit is provided for use in a computer system. The unit contains a set of page table entries for mapping from a virtual address to a packet address. Each page table entry...
|
|
|
7350053 |
Software accessible fast VA to PA translation
A method to communicate data is disclosed which includes communicating a virtual address to a translation lookaside buffer (TLB) and translating the virtual address to a physical address of a...
|
|
|
7334109 |
Method and apparatus for improving segmented memory addressing
A method and apparatus for breaking complex X86 segment operations and segmented addressing into explicit sub-operations so that they may be exposed to compiler or translator-based optimizations.
|
|
|
7330936 |
System and method for power efficient memory caching
A system and method for power efficient memory caching. Some illustrative embodiments may include a system comprising: a hash address generator coupled to an address bus (the hash address generator...
|
|
|
7310721 |
Shadow page tables for address translation control
In a computer system that employs virtual memory, multiple versions of a given page are stored: a directory version, a table version, and a data version. The data version contains the data that a...
|
|
|
7296136 |
Methods and systems for loading data from memory
According to an exemplary embodiment of the present invention, a method for loading data from at least one memory device includes the steps of loading a first value from a first memory location of...
|
|
|
7287140 |
System and technique for fine-grained computer memory protection
A fine-grained memory protection system and technique provide computer memory protection at least to a word granularity. A permissions table having permission values associated with a computer...
|
|
|
7287101 |
Direct memory access using memory descriptor list
Machine-readable media, methods, and apparatus are described for transferring data. In some embodiments, an operating system may allocate pages to a buffer and may build a memory descriptor list...
|
|
|
7269168 |
Host bus adaptor-based virtualization switch
Placing virtualization agents in the switches which comprise the SAN fabric. Higher level virtualization management functions are provided in an external management server. Conventional HBAs can be...
|
|
|
7263595 |
Reproduction apparatus having a buffer for reducing the mean access time to an information carrier
The invention relates to a reproduction apparatus having a buffer for reducing the mean access time to an information carrier which has for example a discontinuous data structure or a relatively...
|
|
|
7210019 |
Exclusive access for logical blocks
In certain embodiments, a plurality of nodes of a hierarchical data structure are generated, wherein each node of the hierarchical data structure represents a set of at least one locked logical...
|
|
|
7194597 |
Method and apparatus for sharing TLB entries
A sharing mechanism is herein disclosed for multiple logical processors using a translation lookaside buffer (TLB) to translate virtual addresses, for example into physical addresses. The mechanism...
|
|
|
7181589 |
System and method for performing address translation in a computer system
An address translation unit generates a physical address for access to a memory from a virtual address using either a translation lookaside buffer or a segmentation buffer. If the virtual address...
|
|
|
7165164 |
Method and apparatus including heuristic for sharing TLB entries
A sharing mechanism is herein disclosed for multiple logical processors using a translation lookaside buffer (TLB) to translate virtual addresses into physical addresses. The mechanism supports...
|
|
|
7159095 |
Method of efficiently handling multiple page sizes in an effective to real address translation (ERAT) table
A method and apparatus for efficiently storing an effective address (EA) in an effective to real address translation (ERAT) table supporting multiple page sizes by adding PSI fields, based on the...
|
|
|
7143261 |
Semiconductor memory card access apparatus, a computer-readable recording medium, an initialization method, and a semiconductor memory card
A predetermined number of erasable blocks positioned at a start of a volume area in a semiconductor memory card are provided so as to include volume management information. A user area following...
|
|
|
7117338 |
Virtual memory address translation control by TLB purge monitoring
In a computer system, an architecture is disclosed for optimizing aspects of data movement operations by performing functions such as memory allocation and notification on hardware rather than...
|
|
|
7117339 |
Apparatus to map virtual pages to disparate-sized, non-contiguous real pages
A data processing system includes at least one system processor, chipset core logic, main memory to store computer software and data including operating system software, and a graphics address...
|
|
|
7103749 |
System and method for managing memory
A new memory tuple is described that creates both a handle as well as a reference to an item within the handle. The reference is created using an offset value that defines the physical offset of...
|
|
|
7096340 |
Memory management
One embodiment of the present invention provides a method of memory management. Within the present embodiment, a page register along with supporting logic allows a mode to be selected by a...
|
|
|
7085879 |
Dynamic data structures for tracking data stored in a flash memory device
One or more mapping data structures are maintained containing mappings of logical flash memory addresses to physical flash memory addresses. Each mapping data structure has a predetermined capacity...
|