Sign up


Match Document Document Title
9043577 Memory management unit for a microprocessor system, microprocessor system and method for managing memory  
The invention pertains to a memory management unit for a microprocessor system, the memory management unit being connected or connectable to at least one processor core of the microprocessor system...
9043576 System and method for virtual machine conversion  
System and method for conversion of virtual machine files without requiring copying of the virtual machine payload (data) from one location to another location. By eliminating this step,...
9043612 Protecting visible data during computerized process usage  
Embodiments of the present invention provide an approach for protecting visible data during computerized process usage. Specifically, in a typical embodiment, when a computerized process is...
9037820 Optimized context drop for a solid state drive (SSD)  
A mass storage system employs a paging table for memory page redirection and maintains the paging table for power loss recovery (PLR) using a FIFO queue of paging table (L2P) segments to be written...
9037787 Computer system with physically-addressable solid state disk (SSD) and a method of addressing the same  
A storage system includes a Central Processing Unit (CPU) that has a physically-addressed solid state disk (SSD), addressable using physical addresses associated with user data and provided by a...
9037832 Method for managing a memory apparatus, and associated memory apparatus thereof  
A method for managing a memory apparatus including at least one non-volatile (NV) memory element includes: providing at least one block of the memory apparatus with at least one local page address...
9037831 Memory management unit and apparatuses having same  
The memory management unit includes a page table correlating respective virtual addresses with corresponding physical addresses, first translation lookaside buffer (TLB) lookup logic that provides...
9032145 Memory device and method having on-board address protection system for facilitating interface with multiple processors, and computer system using same  
A memory device includes an address protection system that facilitates the ability of the memory device to interface with a plurality of processors operating in a parallel processing manner. The...
9032122 Function transfer using virtualized mapping  
The present disclosure includes a method for migration of a first virtual function of a first device located on a PCI bus and accessible by a device driver using a virtual address. A second virtual...
9021187 Logical block address remapping  
A method and system is disclosed that remaps logical block addresses (LBAs) for defragmentation that is managed at the storage device level. The remapping may include sequentially remapping LBAs...
9021225 Dynamic address translation with fetch protection in an emulated environment  
What is provided is an enhanced dynamic address translation facility. In one embodiment, a virtual address to be translated is first obtained and an initial origin address of a translation table of...
9015446 Chipset support for non-uniform memory access among heterogeneous processing units  
A method for providing a first processor access to a memory associated with a second processor. The method includes receiving a first address map from the first processor that includes an MMIO...
9015400 Methods and systems for reducing the amount of time and computing resources that are required to perform a hardware table walk (HWTW)  
A computer system and a method are provided that reduce the amount of time and computing resources that are required to perform a hardware table walk (HWTW) in the event that a translation...
9009444 System and method for LUN control management  
A method, computer program product, and computing system for receiving a reservation for a LUN from Host A, wherein the LUN is defined within a data array. A lock for the LUN is defined as Host A....
9009446 Using broadcast-based TLB sharing to reduce address-translation latency in a shared-memory system with electrical interconnect  
The disclosed embodiments provide a system that uses broadcast-based TLB-sharing techniques to reduce address-translation latency in a shared-memory multiprocessor system with two or more nodes...
9009386 Systems and methods for managing read-only memory  
A system includes a memory device including a real memory and a tracking mechanism configured to track relationships between multiple virtual memory addresses and real memory. The system further...
9009445 Memory management unit speculative hardware table walk scheme  
A system and method for efficiently handling translation look-aside buffer (TLB) misses. A memory management unit (MMU) detects when a given virtual address misses in each available...
9003162 Structuring storage based on latch-free B-trees  
A request to modify an object in storage that is associated with one or more computing devices may be obtained, the storage organized based on a latch-free B-tree structure. A storage address of...
9003164 Providing hardware support for shared virtual memory between local and remote physical memory  
In one embodiment, the present invention includes a memory management unit (MMU) having entries to store virtual address to physical address translations, where each entry includes a location...
9003134 Emulation of a dynamic address translation with change record override on a machine of another architecture  
A translation table entry contains a change recording override field for controlling whether a change bit is to be set on a store or not. Each 4K byte block of main storage has an associated...
9003161 Systems and methods for managing read-only memory  
A first virtual memory address is mapped to a real memory in a memory device, and a second virtual memory address is mapped to the real memory. Here, the first virtual memory address is authorized...
8996843 Method for distributing random and sequential data in a tiered storage system  
A method for assigning data in a plurality of physical storage resources for an information handling system is disclosed. The plurality of physical storage resources includes a first tier and a...
8996842 Memory stacks management  
A method for managing a memory stack provides mapping a part of the memory stack to a span of fast memory and a part of the memory stack to a span of slow memory, wherein the fast memory provides...
8990542 Efficient metadata protection system for data storage  
A method for protecting page-level metadata in a storage system is provided. The method includes providing in a page table first protection data, receiving a command to read data from a page of the...
8990504 Storage controller cache page management  
A cache page management method can include paging out a memory page to an input/output controller, paging the memory page from the input/output controller into a real memory, modifying the memory...
8990476 Power interrupt management  
The present disclosure includes methods for operating a memory system, and memory systems. One such method includes updating transaction log information in a transaction log using write look ahead...
8990525 Virtual memory management apparatus  
A virtual memory management apparatus of an embodiment is embedded in a computing machine 80 and is provided with an application program 21, an operating system 22, a volatile memory 11, and a...
8990541 Compacting Memory utilization of sparse pages  
A method, system, and computer program product for improving memory utilization of sparse pages are provided in the illustrative embodiments. A set of virtual pages is identified. Each virtual page...
8984255 Processing device with address translation probing and methods  
A data processing device is provided that employs multiple translation look-aside buffers (TLBs) associated with respective processors that are configured to store selected address translations of...
8984253 Transaction log recovery  
The present disclosure includes methods for transaction log recovery in memory. One such method includes examining a number of entries saved in a transaction log to determine a write pattern,...
8972669 Page buffering in a virtualized, memory sharing configuration  
An apparatus includes a processor and a volatile memory that is configured to be accessible in an active memory sharing configuration. The apparatus includes a machine-readable encoded with...
8972668 Transactional memory that performs an ALUT 32-bit lookup operation  
A transactional memory (TM) receives a lookup command across a bus from a processor. The command includes a memory address, a starting bit position, and a mask size. In response to the command, the...
8972651 Storage system and storage method  
A storage system comprises a storage comprising a nonvolatile storage medium, and a storage control apparatus for inputting/outputting data to/from the storage. The storage control apparatus...
8972696 Pagefile reservations  
A system and method for maintaining a pagefile of a computer system using a technique of reserving portions of the pagefile for related memory pages. Pages near one another in a virtual memory...
8966155 System and method for implementing a high performance data storage system  
A method, apparatus, and computer program product for implementing a high-performance data storage device using block-access memory devices are disclosed. According to an embodiment of the present...
8966220 Optimizing large page processing  
Embodiments of the disclosure include a method for optimizing large page processing. The method includes receiving an indication that a real memory includes a first page. The first page includes a...
8959304 Management of data processing security in a secondary processor  
A data processing apparatus comprises a primary processor, a secondary processor configured to perform secure data processing operations and non-secure data processing operations and a memory...
8959302 Computer system, server module, and storage module  
An exemplary computer system includes a server module including a first processor and first memory, a storage module including a second processor, a second memory and a storage device, and a...
8954697 Access to shared memory segments by multiple application processes  
A system configures page tables to cause an operating system to copy original page data in a data store when any one of the application processes makes a first write request for the original page...
8954959 Memory overcommit by using an emulated IOMMU in a computer system without a host IOMMU  
A method and system for managing direct memory access (DMA) in a computer system without a host input/output memory management unit (IOMMU). The computer system hosts virtual machines and allows...
8954435 Method and system for reclaiming storage on a shared storage device or independent of the mount state of a file system  
A method for storage reclamation in a shared storage device. The method includes executing a distributed computer system having a plurality of file systems accessing storage on a shared storage...
8954694 Methods, data storage devices and systems for fragmented firmware table rebuild in a solid state drive  
A data storage device comprises a plurality of non-volatile memory devices configured to store a plurality of physical pages; a controller coupled to the plurality of memory devices that is...
8954698 Switching optically connected memory  
Memory is dynamically switched through the optical-switching fabric using at least one communication pattern to transfer memory space in the memory blades from one processor to an alternative...
8954685 Virtualized SAS adapter with logic unit partitioning  
A method, computer program product and computer system for virtualizing an SAS storage adapter, so as to allow logical partitions of a computer system to share a storage device. The method,...
8954707 Automatic use of large pages  
A mechanism is provided for automatic use of large pages. An operating system loader performs aggressive contiguous allocation followed by demand paging of small pages into a best-effort contiguous...
8954648 Memory device and operating method thereof  
The invention provides a memory device. In one embodiment, the memory device comprises a flash memory, a memory, and a controller. The flash memory comprises a plurality of blocks for data storage....
8954701 Address space management while switching optically-connected memory  
Memory is dynamically switched through the optical-switching fabric using at least one communication pattern to transfer memory space in the memory blades from one processor to an alternative...
8954710 Variable length encoding in a storage system  
A system and method for maintaining a mapping table in a data storage subsystem. A data storage subsystem supports multiple mapping tables including a plurality of entries. Each of the entries...
8949515 Storage device and memory controller  
Disclosed is a storage device using non-volatile semiconductor memory that achieves high performance and long life for the device. When managing the non-volatile semiconductor memory (2), physical...
8949512 Trim token journaling  
Systems and methods are disclosed for trim token journaling. A device can monitor the order in which trim commands and write commands are applied to an indirection system stored in a volatile...