|
Match
|
Document |
Document Title |
|
|
6671783 |
Method and article for managing references between objects in memories of different durations in a run-time environment
A method and apparatus for referencing unshared memory in a run-time environment is provided. In one example of the invention, a method is provided for accessing a first object in unshared memory...
|
|
|
6671790 |
Optimizing reader to writer offset compensation for a disc drive
A method for optimizing logical track to physical track offset compensation of a data storage device includes steps of: associating each of a plurality of logical tracks to one of a plurality of...
|
|
|
6668314 |
Virtual memory translation control by TLB purge monitoring
In a computer system, an architecture is disclosed for optimizing aspects of data movement operations by performing functions such as memory allocation and notification on hardware rather than...
|
|
|
6665788 |
Reducing latency for a relocation cache lookup and address mapping in a distributed memory system
An address relocation cache includes a plurality of entries. Each of the plurality of entries is configured to store at least a portion of an input address, at least a portion of an output address...
|
|
|
6665769 |
Method and apparatus for dynamically masking an N-bit memory array having individually programmable cells
Disclosed is a method utilizing dynamic masking for efficiently programming an N-bit memory array and, more generally, for mapping successive subsets of data segments into a succession of N-bit...
|
|
|
6662286 |
Information processing method and information processing apparatus
Memory corruption can be suppressed. When data stored in a random access area are read, the read data (physical block) are retrieved by a logic block number and newest data are read by referring to...
|
|
|
6658549 |
Method and system allowing a single entity to manage memory comprising compressed and uncompressed data
A method for adding compressed page tables to an operating system is disclosed. An embodiment provides for a method in which a single entity, for example, an operating system has control of the...
|
|
|
6658548 |
System and method in a data processing system for extracting data from a protected region of memory
A system and method for extracting data from a protected region of memory loads at least a first part of extraction code into physical memory and, thereafter, activates a memory mapping facility...
|
|
|
6658547 |
Method and apparatus for specifying address offsets and alignment in logic design
A method for asserting an address alignment of an address for a memory-mapped device in a logic design is disclosed. An align primitive comprising an alignment size port, an input address port and...
|
|
|
6654818 |
DMA access authorization for 64-bit I/O adapters on PCI bus
A method, data processing system, and I/O subsystem suitable for authorizing DMA accesses requested by a 64-bit I/O adapter are disclosed. The system includes one or more processors that have...
|
|
|
6651154 |
Method, system, and program for expanding the storage space in an array of storage units
Implementations describe the expansion of storage space in an array of storage units. The storage space formed by the storage units is configured as logical units to store data. Storage units are...
|
|
|
6651155 |
Apparatus and method for translating a programmable logic device programmer object file
A circuit for translating a configuration file used to configure a programmable logic device includes a first register to serially receive configuration data. A second register receives, in...
|
|
|
6647473 |
Kernel-based crash-consistency coordinator
A snapshot system capable of capturing snapshots of multiple volumes wherein the snapshots are coordinated. A snapshot manager determines which volumes are to be involved in a snapshot operation,...
|
|
|
6647491 |
Hardware/software system for profiling instructions and selecting a trace using branch history information for branch predictions
The inventive mechanism provides fast profiling and effective trace selection. The inventive mechanism partitions the work between hardware and software. The hardware automatically detects which...
|
|
|
6646576 |
System and method for processing data
Methods and systems for processing data are disclosed. An exemplary system for parsing and modifying data stored in an array of storage elements includes a parsing system configured to access the...
|
|
|
6643757 |
Logical storage of UDF descriptors by mapping a plurality of descriptors into a physical layer
Descriptored information is stored in a file system according to a Uniform Disk Format Specification UDF. It accommodates storage of both data and descriptor items, through separating a descriptor...
|
|
|
6643644 |
Method and apparatus for retrieving accumulating and sorting table formatted data
This invention provides a method and apparatus for searching for and tabulating table-format data that not only has the functions of a conventional data table but also greatly increases the speed...
|
|
|
6643758 |
Flash memory capable of changing bank configuration
According to one aspect of the present invention, the flash memory comprises a memory region divided into a plurality of real banks, wherein from among the plurality of products which consists of a...
|
|
|
6643756 |
System and method for accessing video data using a translation client
A request for video or graphics data is made to a memory controller. When the memory controller determines a translation of the data must first be made, a request is made to a translator. The...
|
|
|
6640296 |
Data processing method and device for parallel stride access
A method and apparatus for accessing data elements of an N-element data block on N memory locations distributed over Q memory modules via Q parallel accesses. The Q memory modules are addressable...
|
|
|
6636925 |
Bus interface circuit preparation apparatus and recording medium
An apparatus for automatically preparing a bus interface preparation apparatus is provided which is capable of preventing duplication of addresses of registers and memories. When data of a hardware...
|
|
|
6636461 |
Recording and/or reproducing method and apparatus having reciprocal time domain to binary conversion means
A method and apparatus for information signals in which, in recording and/or reproducing information signals responsive to a request from a host device, a first address defined with the time domain...
|
|
|
6629230 |
Host interface circuit
In a host interface circuit performing data transmission/reception between an external host controller and a device connected to the external host controller, the external host controller...
|
|
|
6629188 |
Circuit and method for prefetching data for a texture cache
A cache memory apparatus for graphics and other systems. The cache memory apparatus includes a cache memory having a first number of cache lines, each cache line addressable by a cache line...
|
|
|
6629229 |
Message index descriptor
A circuit comprising a memory, a queue, and a translator. The memory may be configured to store a message at an address at least as great as a base address. The queue may be configured to store a...
|
|
|
6629191 |
Nonvolatile memory apparatus for storing data from a host
In a memory including a flash memory, the life of the memory is prevented from being decreased due to the high frequency of rewrite operations of data to a specific area. When the erasure frequency...
|
|
|
6629219 |
Method and apparatus for providing highly programmable memory mapping and improved interleaving
A method and apparatus for providing highly programmable memory mapping and improved interleaving includes a system address chip that maps a received memory transaction address to an intermediate...
|
|
|
6629202 |
Volume stacking model
Systems and methods for creating and maintaining a stacked volume using one more volumes or extents of a storage subsystem is disclosed. The systems and methods define a hierarchy of operations and...
|
|
|
6625713 |
Memory controller and method for managing a logical/physical address control table
A memory controller for reading data stored in a nonvolatile memory that includes a number of erasable blocks containing a number of pages. A logical/physical address control table stored in a...
|
|
|
6625712 |
Memory management table producing method and memory device
The present invention relates to a method of producing a memory management table that controls memories having a function to hold data at a time of power cut-off and manages identifier information...
|
|
|
6622232 |
Apparatus and method for performing non-aligned memory accesses
A memory that supports non-aligned memory accesses includes a field address generator circuit, multiple field memories, and a data rotation circuit. The field address generator circuit generates...
|
|
|
6622208 |
System and methods using a system-on-a-chip with soft cache
A soft cache system compares tag bits of a virtual address with tag fields of a plurality of soft cache register entries, each entry associated with an index to a corresponding cache line in...
|
|
|
6618770 |
Graphics address relocation table (GART) stored entirely in a local memory of an input/output expansion bridge for input/output (I/O) address translation
A method and apparatus are provided for performing address translation in an input/output (I/O) expansion bridge. The I/O expansion bridge includes a first interface unit, a second interface unit,...
|
|
|
6618799 |
Selective address translation in coherent memory replication
A multiprocessing computer system employs local and global address spaces and multiple access modes. A portion of the global memory of the multiprocessing computer system is allocated to each node,...
|
|
|
6615337 |
Method and apparatus for maintaining coherency in a translation lookaside buffer
In one illustrative embodiment, an apparatus for controlling a translation lookaside buffer is provided. The apparatus comprises a translation unit, a buffer, and a comparator. The translation unit...
|
|
|
6615300 |
Fast look-up of indirect branch destination in a dynamic translation system
Dynamic translation of indirect branch instructions of a target application by a host processor is enhanced by including a cache to provide access to the addresses of the most frequently used...
|
|
|
6615336 |
Method for performing a medium access control address lookup in a network switch of an ethernet network
A method for performing a MAC address lookup in a network switch of an Ethernet network is provided, using a memory structure including a number of multi-slot buckets. Each of the multi-slot...
|
|
|
6611901 |
Method, system, and program for maintaining electronic data as of a point-in-time
Disclosed is a method, system, program, and data structures for maintaining electronic data at a point-in-time. A first data structure indicates point-in-time data at one of a first storage...
|
|
|
6606698 |
Apparatus and method for managing data storage
A data storage managing apparatus is described which translates a host Input/Output (I/O) request into a standard form. Thus, I/O requests sent by different hosts using different protocols are...
|
|
|
6604177 |
Communication of dissimilar data between lock-stepped processors
A processing system includes a pair of processor coupled in a lockstep arrangement. The pair of processors is coupled to a storage element that is external to the both of them. Each processor...
|
|
|
6601146 |
Technique for efficiently transferring moderate amounts of data across address space boundary
A method and apparatus for performing efficient interprocess communication (IPC) in a computer system. With this invention, a memory region called the IPC transfer region is shared among all...
|
|
|
6598143 |
Method to increase performance of acquiring free memory pages
Initially, data is copied from a disk to a page frame and then to a read buffer, for instance. Next, a check is made to determine whether the percent of real memory occupied by file pages is less...
|
|
|
6598111 |
Backplane physical layer controller
A system includes a serial bus 330 , at least a first portion of which is formed on a circuit board. A first physical layer controller 322 is coupled to the first portion of serial bus 330 ....
|
|
|
6598144 |
Arrangement for limiting access to addresses by a consumer process instigating work in a channel adapter based on virtual address mapping
An operating system resource, configured for establishing communications between consumer processes configured for generating respective work notifications and a host channel adapter configured for...
|
|
|
6598157 |
Dynamic boot block control by boot configuration determination and subsequent address modification
A method of accessing memory. The method of one embodiment first receives a first address. The first address is then decoded. A determination is made as to whether the first address indicates a top...
|
|
|
6598115 |
Semiconductor storage apparatus including a plurality of nonvolatile flash memories and utilizing logical to physical sector conversion
A semiconductor disk storage apparatus is coupled with a system bus for receiving a write request accompanied with first and second blocks of data of 512 bytes each through the system bus from an...
|
|
|
6598130 |
Technique for referencing distributed shared memory locally rather than remotely
The invention comprises a technique for allocating memory in a multiprocessing computing system. In a first aspect, a method in accordance with the present invention begins by collecting a...
|
|
|
6594745 |
Mirroring agent accessible to remote host computers, and accessing remote data-storage devices, via a communcations medium
A hardware-based mirroring agent that provides a LUN-based I/O interface to remote host computers, including mirrored LUNs, implemented via remote data storage devices. The hardware-based mirroring...
|
|
|
6593932 |
System for implementing a graphic address remapping table as a virtual register file in system memory
A system for implementing a graphics address remapping table as a virtual register in system memory. The remappinig table includes virtual registers that each store a target index that references a...
|
|
|
6594720 |
Data processing system having a PC card type interface with assigned addressing
A microprocessor comprising a bus state controller and for use in a personal computer or the like. The bus state controller includes control registers such as wait controllers, and parallelly...
|