Match Document Document Title
8244931 Methods and apparatus for providing bit-reversal and multicast functions utilizing DMA controller  
Techniques for providing improved data distribution to and collection from multiple memories are described. Such memories are often associated with and local to processing elements (PEs) within an...
8245010 Method for memory address arrangement  
A method for memory address arrangement is provided. Data of different Y coordinates is moved to operation units divided by different X coordinates, or data of different X coordinates is moved to...
8245227 Virtual machine execution using virtualization software with shadow page tables and address space interspersed among guest operating system address space  
In a computing system having virtualization software including a guest operating system (OS), a method for operating wherein virtualization software address space is distributed in guest OS...
8244987 Memory access device including multiple processors  
Provided is a memory access device including multiple processors accessing a specific memory. The memory access device includes first and second processors, first and second transaction...
8245003 Composite memory device, data processing method and data processing program  
A composite memory device, a data processing method and a data processing program can efficiently and selectively use a nonvolatile solid-state memory and a recording medium. The composite medium...
8244969 System including a fine-grained memory and a less-fine-grained memory  
A data processing system includes one or more nodes, each node including a memory sub-system. The sub-system includes a fine-grained, memory, and a less-fine-grained (e.g., page-based) memory. The...
8239652 Data processing system  
Before arbitration is performed in an arbitration section, an access from a master is kept in a waiting state until update of a conversion table buffer is performed, and an address conversion...
8239616 Semiconductor device comprising flash memory and address mapping method  
A semiconductor device with flash memory includes; a log type determining unit configured to select log type from among a plurality of log types with respect to a log block storing program data...
8239654 Systems and methods for transferring data in a block-level storage operation  
The invention provides a system and method for storing a copy of data stored in an information store. In one embodiment, a data agent reads one or more blocks containing the data from the...
8239653 Active-active support of virtual storage management in a storage area network (“SAN”)  
Methods and apparatuses are provided for active-active support of virtual storage management in a storage area network (“SAN”). When a storage manager (that manages virtual storage volumes) of the...
8234407 Network use of virtual addresses without pinning or registration  
A system comprising a compute node and coupled network adapter (NA) that allows the NA to directly use CPU virtual addresses without pinning pages in system memory. The NA performs memory accesses...
8234242 Maintaining a data structure with data set names and pointers to a plurality of catalogs  
A plurality of catalogs are maintained, and wherein each catalog of the plurality of catalogs includes data sets and attributes of the data sets. An indication that a new data set is to be defined...
8234438 Operation method of non-volatile memory  
Example embodiments provide a method of operating a non-volatile memory in which the non-volatile memory may only be changed from a first state to a second state and may not be changed from the...
8234459 Switch module based non-volatile memory in a server  
A switch module having shared memory that is allocated to other blade servers. A memory controller partitions and enables access to partitions of the shared memory by requesting blade servers.
8228536 Image processing device, image processing method, and computer program product for image processing incorporating pipes and filters  
An image processing device includes an input filter configured to control an input process of data to be input as a subject of an image process, an output filter configured to control an output...
8230186 Hybrid recording device  
A hybrid recording device having a non-volatile semiconductor memory and a recording magnetic disk includes a mapping unit that maps a first recording area in the recording magnetic disk and a...
8230185 Method for optimizing cleaning of maps in FlashCopy cascades containing incremental maps  
A method implemented in a computer infrastructure having computer executable code having programming instructions tangibly embodied on a computer readable storage medium. The programming...
8230160 Flash memory storage system and flash memory controller and data processing method thereof  
A flash memory storage system including a flash memory chip, a connector, and a flash memory controller is provided. The flash memory controller configures a plurality of logical addresses and...
8230182 System and method for providing more logical memory ports than physical memory ports  
Some embodiments provide for a method of mapping a user design to a configurable integrated circuit (IC). The method is for a configurable IC that implements a user design with an associated user...
8230159 System, method, and computer program product for sending logical block address de-allocation status information  
A system, method, and computer program product are provided for sending de-allocation status information. In use, a de-allocation status of at least a portion of memory associated with a logical...
8230161 Data backup method for a flash memory and controller and storage system using the same  
A data backup method for backing up data temporarily stored in a cache memory of a flash memory storage device is provided, where the flash memory storage device has a plurality of physical units....
8225067 Multilevel cell NAND flash memory storage system, and controller and access method thereof  
A multi level cell (MLC) NAND flash memory storage system is provided. A controller of the MLC NAND flash memory storage system declares it a signal level cell (SLC) NAND flash memory chip to a...
8225027 Mapping address bits to improve spread of banks  
A device may include a group of requestors issuing requests, a memory that includes a set of memory banks, and a control block. The control block may receive a request from one of the requestors,...
8225071 Accessing multiple page tables in a computer system  
A virtual memory system implementing the invention provides concurrent access to translations for virtual addresses from multiple address spaces. One embodiment of the invention is implemented in...
8225069 Control of on-die system fabric blocks  
Methods and apparatus for control of On-Die System Fabric (OSF) blocks are described. In one embodiment, a shadow address corresponding to a physical address may be stored in response to a...
8225018 System and method for mapping functions to and from network devices using configuration compatible with an adapter by remapping plurality of logical ports of adapter  
An adapter having a plurality of functions and a plurality of ports, in which the mapping between functions and ports is configurable. In certain embodiments, device memory can be programmed with...
8225054 Method and system to locate a storage device  
A request is received from a client machine via a web interface for content presented on a web page. A globally unique identifier (GUID) that is associated with the user is accessed and a number...
8219776 Logical-to-physical address translation for solid state disks  
Described embodiments provide logical-to-physical address translation for data stored on a storage device having sectors organized into blocks and superblocks. A flash translation layer maps a...
8219780 Mitigating context switch cache miss penalty  
Systems, methodologies, media, and other embodiments associated with mitigating the effects of context switch cache and TLB misses are described. One exemplary system embodiment includes a...
8214614 Avoiding information disclosure when direct mapping non-page aligned buffers  
A method and a processing device are provided for mapping a non-page aligned memory buffer to an address space of a process. A beginning portion of a non-page aligned memory buffer and an ending...
8214576 Zero copy transport for target based storage virtual appliances  
A method of transferring data from a virtual machine (VM) to a storage virtual appliance (SVA) is disclosed. In this method, the data is transferred to an iSCSI (Internet Small Computer System...
8214583 Direct file data programming and deletion in flash memories  
Host system data files are written directly to a large erase block flash memory system with a unique identification of each file and offsets of data within the file but without the use of any...
8208407 Optimized flush operation in response to topology changes for spanning tree protocols  
In one embodiment, in response to receiving a topology change notification at a network bridge having ports identified as either a network port or an edge port, address learning may be disabled on...
8209480 DRAM selective self refresh  
In some embodiments, an electronic apparatus comprises a communication interface, an input/output interface, a processor, and logic to collect, in the electronic apparatus, a first identifier...
8209704 Techniques for user space and kernel space communication  
Described are techniques for intermodule communication between a first code module and a second code module wherein one of the first and second code modules executing in user space and the other...
8205034 Flash memory drive having data interface  
A storage device realizing an improvement in rewrite endurance of a nonvolatile memory and an improvement in data transfer rate of write and read operations is provided including a nonvolatile...
8205064 Latency hiding for a memory management unit page table lookup  
In certain systems, local requests require corresponding associated information to be present in order to be serviced. A local memory stores some of the associated information. There is latency...
8205043 Single nodename cluster system for fibre channel  
A system and method provides a single system image for a clustered storage network including techniques for processing data access commands between storage appliances over the cluster...
8195870 Memory card and method for handling data updating of a flash memory  
The invention provides a method for handling data updating of a flash memory. In one embodiment, the flash memory comprises a mother block comprising a plurality of updated pages to be updated....
8194452 Nonvolatile memory systems with embedded fast read and write memories  
A nonvolatile memory system is described with novel architecture coupling nonvolatile storage memory with random access volatile memory. New commands are included to enhance the read and write...
8195912 Apparatus, system, and method for efficient mapping of virtual and physical addresses  
An apparatus, system, and method are disclosed for efficiently mapping virtual and physical addresses. A forward mapping module uses a forward map to identify physical addresses of data of a data...
8190853 Calculator and TLB control method  
A calculator includes a main TLB that stores therein a plurality of address translation pairs indicating a correspondence of a virtual address and an absolute address as a page table and a micro...
8190841 Method of managing sectors of a non-volatile memory  
Machine-readable media, methods, apparatus and system for managing sectors of a non-volatile memory are described. In some embodiments, a plurality of file segments may be written to a plurality...
8190850 Virtual block mapping for relocating compressed and/or encrypted file data block blocks  
This invention is a system and a method for operating a storage server to provide read or write access to a data in a data network using a new architecture. The method of creating virtual block...
8185683 Bridge, information processing system, and access control method  
Transparency of resources is provided and ordering in an access is guaranteed between nodes on a computer network. In an information processing system in which a plurality of processor units are...
8185602 Transaction processing using multiple protocol engines in systems having multiple multi-processor clusters  
A multi-processor computer system is described in which transaction processing in each cluster of processors is distributed among multiple protocol engines. Each cluster includes a plurality of...
8180951 Memory system and method of controlling the memory system  
A memory system for transmitting data to and receiving data from a host apparatus includes a semiconductor memory and an access-controlling part. The semiconductor memory has storage areas...
8180953 Data accessing method for flash memory, and storage system and controller system thereof  
A data accessing method for accessing data in a plurality of physical page addresses of a plurality of physical blocks in a flash memory chip is provided. The data accessing method includes...
8180994 Optimized page programming order for non-volatile memory  
During a programming data transfer process in a non-volatile storage system, recording units of data are transferred from a host to a memory device, such as a memory card. For each recording unit,...
8180955 Computing systems and methods for managing flash memory device  
A computing system is provided. A flash memory device includes at least one mapping block, at least one modification block and at least one cache block. A processor is configured to perform:...