AcclaimIP-ad

Match Document Document Title
9043568 Moving blocks of data between main memory and storage class memory  
An abstraction for storage class memory is provided that hides the details of the implementation of storage class memory from a program, and provides a standard channel programming interface for...
9037773 Methods for processing and addressing data between volatile memory and non-volatile memory in an electronic apparatus  
An electronic apparatus is disclosed. The electronic apparatus comprises a random access memory (RAM), a read-only memory (ROM) and a processing unit. The RAM stores a call transfer table, wherein...
9032143 Enhanced memory savings in routing memory structures of serial attached SCSI expanders  
Methods and structure are provided for representing ports of a Serial Attached SCSI (SAS) expander circuit within routing memory. The SAS expander includes a plurality of PHYs and a routing...
9026727 Enhanced memory savings in routing memory structures of serial attached SCSI expanders  
Methods and structure are provided for representing ports of a Serial Attached SCSI (SAS) expander circuit within routing memory. The SAS expander includes a plurality of PHYs and a routing...
9026723 Storage device including flash memory and capable of predicting storage device performance based on performance parameters  
A storage device includes a semiconductor memory storing data. A controller instructs to write data to the semiconductor memory in accordance with a request the controller receives. A register...
9021226 Moving blocks of data between main memory and storage class memory  
An abstraction for storage class memory is provided that hides the details of the implementation of storage class memory from a program, and provides a standard channel programming interface for...
9020044 Method and apparatus for writing video data in raster order and reading video data in macroblock order  
A method and apparatus are described for processing video data. In one embodiment, a processor is provided with a video compression engine (VCE) that has a memory having a plurality of rows and a...
9015402 Memory controller and a method for writing information to a K-level memory unit  
A method, a computer readable medium and a memory controller. The method for writing information to a K-level memory unit, includes: receiving a sequence of information bits; generating an...
9003164 Providing hardware support for shared virtual memory between local and remote physical memory  
In one embodiment, the present invention includes a memory management unit (MMU) having entries to store virtual address to physical address translations, where each entry includes a location...
9003154 Device requiring address allocation, device system and address allocation method  
A device requiring address allocation, a device system, and an address allocation method. A control device in the device system transmits currently allocated address information and a contention...
8984224 Multiple instances of mapping configurations in a storage system or storage appliance  
The present invention is directed to a method and software for managing the host-to-volume mappings of a SAN storage system. The host-to-volume mappings of the SAN storage system are represented...
8972648 Kernal memory locking for systems that allow over-commitment memory  
Provided are techniques for allocating logical memory corresponding to a logical partition in a computing system; generating, a S/W PFT data structure corresponding to a first page of the logical...
8918619 Virtualized storage system and method of operating thereof  
There are provided a storage system and a method of operating thereof. The method comprises: a) representing to a plurality of hosts an available logical address space divided into one or more...
8904096 Storage device and information processing system  
A storage device able to make a redundant write operation of unselected data unnecessary and able to optimize an arrangement of pages to a state having a high efficiency for rewriting, wherein the...
8897573 Virtual machine image access de-duplication  
A system and an article of manufacture for de-duplicating virtual machine image accesses include identifying one or more identical blocks in two or more images in a virtual machine image...
8886900 Legacy data management  
Various systems, processes, products, and techniques may be used to manage legacy data. In one general implementation, a system, process, and/or product for managing legacy data may include the...
8874858 Reconfigurable interleaver having reconfigurable counters  
A reconfigurable interleaver is provided, configured to produce a sequence of interleaved addresses, configurable for at least two different interleaving patterns. The reconfigurable interleaver...
8868822 Data-processing method, program, and system  
A data-processing method in a flash memory with a plurality of sectors, the method includes arranging first data which is not updated in a first sector at a leading portion of a second sector and...
8862854 Configurable decoder with applications in FPGAs  
The invention relates to hardware decoders that efficiently expand a small number of input bits to a large number of output bits, while providing considerable flexibility in selecting the output...
8843725 Virtual interchangeable storage device  
Disclosed is a method and apparatus for a storage system comprising at least one mobile random access storage device capable of storing first or second data. At least one docking station is...
8806132 Information processing device, memory access control device, and address generation method thereof  
An information processing device according to the present invention includes an operation unit that outputs an access request, a storage unit including a plurality of connection ports and a...
8799617 Memory management unit and method of accessing an address  
A memory management unit comprises register and control logic and arranged to support a microprocessor controller unit accessing physical address space via an address bus wherein the...
8799621 Translation table control  
Memory address translation circuitry 14 performs a top down page table walk operation to translate a virtual memory address VA to a physical memory address PA using translation data stored in a...
8776049 Address aligned resource set allocation in a memory space  
Method and apparatus for aligning addresses of resource sets in a memory space used by a software system. The resource sets are accessed by multiple layers of a software system and are each...
8775734 Virtual disks constructed from unused distributed storage  
A virtual disk is comprised of segments of unused capacity of physical computer-readable storage media co-located with computing devices that are communicationally coupled to one another through...
8769356 Bad page management in memory device or system  
A memory device comprises a memory cell array and a bad page map. The memory cell array comprises a plurality of memory cells arranged in pages and columns, wherein the memory cell array is...
8769239 Re-mapping memory transactions  
Systems and methods for re-mapping memory transactions are described. In an embodiment, a method includes receiving a memory request from a hardware subsystem to a memory, replacing a first...
8769217 Methods and apparatus for passing information to a host system to suggest logical locations to allocate to a file  
Methods and apparatus for passing information to a host system to suggest logical locations to allocate to a file are disclosed. Generally, when a host system determines a need to allocate a...
8756361 Disk drive modifying metadata cached in a circular buffer when a write operation is aborted  
A disk drive is disclosed comprising a head actuated over a rotatable disk. A write operation is processed to write data on the disk using the head, wherein prior to writing the data on the disk,...
8751769 Efficient address generation for pruned interleavers and de-interleavers  
Techniques for efficiently generating addresses for pruned interleavers and pruned de-interleavers are described. In an aspect, a linear address may be mapped to an interleaved address for a...
8745355 Method for assigning addresses to memory devices  
A memory system having a memory controller and several separate memory devices connected to the controller by a system bus. The memory devices each included an array of memory cells, addressing...
8738889 Generating multiple address space identifiers per virtual machine to switch between protected micro-contexts  
Embodiments of an invention for generating multiple address space identifiers per virtual machine to switch between protected micro-contexts are disclosed. In one embodiment, a method includes...
8732436 Device for storing data by utilizing pseudorandom number sequence  
A device for storing data includes a sequence generator configured to generate a first number sequence that is a pseudorandom number sequence, a cross-correlation unit configured to produce a...
8732431 Logical address translation  
The present disclosure includes methods for logical address translation, methods for operating memory systems, and memory systems. One such method includes receiving a command associated with a...
8732430 Method and apparatus for using unused bits in a memory pointer  
The disclosed embodiments provide a system that uses unused bits in a memory pointer. During operation, the system determines a set of address bits in a address space that will not be needed for...
8719548 Method and system for efficient emulation of multiprocessor address translation on a multiprocessor  
A method (and structure) of mapping a memory addressing of a multiprocessing system when it is emulated using a virtual memory addressing of another multiprocessing system includes accessing a...
8719547 Providing hardware support for shared virtual memory between local and remote physical memory  
In one embodiment, the present invention includes a memory management unit (MMU) having entries to store virtual address to physical address translations, where each entry includes a location...
8719544 Translated memory protection apparatus for an advanced microprocessor  
A method of responding to an attempt to write a memory address including a target instruction which has been translated to a host instruction for execution by a host processor including the steps...
8719490 Storage array, storage system, and data access method  
A storage array, a storage system, and a data access method. A data access method of a storage device includes: transferring data input from a user interface chip to a non-volatile storage device...
8707132 Information processing apparatus, information processing method, and storage medium  
An information processing apparatus comprising: a reception unit adapted to receive a packet containing first data to be stored in a storage unit, a first address indicating an address of second...
8700882 ***WITHDRAWN PATENT AS PER THE LATEST USPTO WITHDRAWN LIST***
Device for storing data by utilizing pseudorandom number sequence
 
A device for storing data includes a sequence generator configured to generate a first number sequence that is a pseudorandom number sequence, a cross-correlation unit configured to produce a...
8700877 Address mapping for a parallel thread processor  
A method for thread address mapping in a parallel thread processor. The method includes receiving a thread address associated with a first thread in a thread group; computing an effective address...
8700807 High speed baseboard management controller and transmission method thereof  
A baseboard management controller is disclosed. The baseboard management controller adapted to monitor a host comprises a baseboard management control module, a memory controller and a video...
8700846 Multiple instances of mapping configurations in a storage system or storage appliance  
The present invention is directed to a method and software for managing the host-to-volume mappings of a SAN storage system. The host-to-volume mappings of the SAN storage system are represented...
8682471 Efficient magazine moves  
A storage library is described that includes a tape magazine that possesses at least one spare slot and a number of other addressable slots that each contains a tape cartridge. Each addressable...
8671264 Storage control device and storage system  
A storage control device for controlling the storage device including a medium for storing data, logical address information, and address translation information and a memory for storing the...
8627041 Efficient line and page organization for compression status bit caching  
One embodiment of the present invention sets forth a technique for performing a memory access request to compressed data within a virtually mapped memory system comprising an arbitrary number of...
8621152 Transparent level 2 cache that uses independent tag and valid random access memory arrays for cache access  
A system comprising a processor, a first cache, and a second cache. The processor is configured to perform a processing task according to data stored in a main memory and output a command...
8612717 Storage system  
A storage system includes: a data storing means configured to store storage target data and also store address data so as to be tree-structured, the address data being based on a content and...
8607025 Data structure for enforcing consistent per-physical page cacheability attributes  
A data structure for enforcing consistent per-physical page cacheability attributes is disclosed. The data structure is used with a method for enforcing consistent per-physical page cacheability...