|
Match
|
Document |
Document Title |
|
|
8176207 |
System debug of input/output virtualization device
An adapter card for testing the functionality of a particular interface configuration may include an interface core. The interface core may comprise an electric circuit including electronic...
|
|
|
8171176 |
Method for selective replication of physical devices on a virtual self-configuring zoning expander
Disclosed is a method and a SAS controller device that abstract access from one or more virtual machines operating on a host system to SAS physical devices connected to the SAS controller without a...
|
|
|
8145832 |
Non-volatile memory devices and control and operation thereof
An improved non-volatile erase block memory device apparatus and method is described that incorporates an improved addressing scheme to provide for extended addressing allowing redundant erase...
|
|
|
8117368 |
System management interrupt interface wrapper
In a personal computing system function calls, formatted in 16-bit format for a 16-bit interface to the firmware, are communicated through an operating system providing a System Management...
|
|
|
8082416 |
Systems and methods for utilizing an extended translation look-aside buffer having a hybrid memory structure
Extended translation look-aside buffers (eTLB) for converting virtual addresses into physical addresses are presented, the eTLB including, a physical memory address storage having a number of...
|
|
|
8074045 |
Virtualization with fortuitously sized shadow page tables
In a computing system having virtualization software including a guest operating system (OS), a method for providing page tables that includes: providing a guest page table used by the guest OS and...
|
|
|
8069300 |
Solid state storage device controller with expansion mode
Solid state storage device controllers, solid state storage devices, and methods for operation of solid state storage device controllers are disclosed. In one such solid state storage device, the...
|
|
|
8065475 |
Registered dual in-line memory module having an extended register feature set
A registered dual in-line memory module is configured with multiple random access memory chips and a DRAM register configured to receive address and control signals from a memory controller. The...
|
|
|
8055804 |
Data storage system with shared cache address space
An apparatus for a node of a peer-to-peer network having a plurality of nodes comprises one or more I/O adapters; a cache component; one or more inter-node routing components; a memory mapping...
|
|
|
8051245 |
Information processing system capable of recognizing and accessing removable external storage device in simple scheme, method for controlling information processing system, and image input and output apparatus
It is recognized that an attached USB memory is an unanalyzable USB memory. Then, disconnect setting is made. A USB connection process is performed. A PC is instructed through a connection line to...
|
|
|
8032687 |
Method, system, and apparatus for supporting limited address mode memory access
Supporting limited address mode memory access involves receiving a write request from the processor targeted to a first predetermined address. A data portion of the write request includes a target...
|
|
|
8010727 |
System management interrupt interface wrapper
In a personal computing system function calls, formatted in 16-bit format for a 16-bit interface to the firmware, are communicated through an operating system providing a System Management...
|
|
|
8010775 |
Method and related apparatus for reducing CHIPSET power consumption
A method for reducing computer system power consumption. The computer system includes a memory module having a plurality of address pins, and a chipset having a plurality of driving units for...
|
|
|
7996613 |
Electronic device using memory to expand storage capacity
The present invention discloses an electronic device using a memory to expand storage capacity, and the device includes a main board and a data storage module. The main board includes at least one...
|
|
|
7990961 |
Apparatus and methods for improved dual device lookup in a zoning SAS expander
Apparatus and methods for full address resolution in a zoning SAS expander. A single memory circuit is used in a zoning SAS expander to store zone information associated with the SAS address (e.g.,...
|
|
|
7987190 |
Filesystem having a filename cache
A system comprising a processor, a data storage device that is accessible by the processor, and filesystem software that is executable by the processor to organize files on the data storage device...
|
|
|
7958491 |
Command line output redirection
In one embodiment the invention provides a method to provide command line utility output to an application without the need of temporary files. The method includes receiving an identifier,...
|
|
|
7958263 |
Address reduction for data storage enclosures
A data storage enclosure management system of a plurality of service processors is configured to communicate externally via a pair of FC-AL loops. Lead and subsidiary service processors are defined...
|
|
|
7958296 |
System management and advanced programmable interrupt controller
Methods for processing more securely are disclosed. Embodiments provide effective and efficient mechanisms for reducing APIC interference with accesses to SMRAM, where enhanced SMM code...
|
|
|
7930689 |
Method and system for accessing indirect memories
Systems, methods, and storage media for accessing indirect memory in Java applications are provided. In some embodiments, a storage medium is provided that comprises Java application software that...
|
|
|
7917005 |
Information recording device, information recording method, information recording program and recording medium
A CDA processing section extracts an unused area of an information recording medium via a disc status management section and a drive control section. The CDA processing section divides the...
|
|
|
7908427 |
Non-volatile memory devices and control and operation thereof
An improved non-volatile erase block memory device apparatus and method is described that incorporates an improved addressing scheme to provide for extended addressing allowing redundant erase...
|
|
|
7908413 |
Data allocation in a distributed storage system
A method for data distribution, including distributing logical addresses among an initial set of devices so as provide balanced access, and transferring the data to the devices in accordance with...
|
|
|
7908276 |
Filesystem having a filename cache
A system comprising a processor, a data storage device that is accessible by the processor, and filesystem software that is executable by the processor to organize files on the data storage device...
|
|
|
7895484 |
Semiconductor device, memory system and control method of the semiconductor device
A semiconductor device including a logic circuit and a test circuit is provided which comprises: a logic signal terminal that supplies a signal to the logic circuit; a latch circuit that latches a...
|
|
|
7886126 |
Extended paging tables to map guest physical memory addresses from virtual memory page tables to host physical memory addresses in a virtual machine system
A processor including a virtualization system of the processor with a memory virtualization support system to map a reference to guest-physical memory made by guest software executable on a virtual...
|
|
|
7876469 |
Image forming apparatus and updating method
An image forming apparatus comprises an interface which can communicate with the information processing apparatus that serves as the source of updating firmware. The image forming apparatus further...
|
|
|
7865656 |
Storage controller and storage control method
A storage controller that can control memory addresses even when a memory module having a different device configuration than an already mounted memory module is added as an expansion module. More...
|
|
|
7865625 |
Data storage system with shared cache address space
An apparatus for a node of a peer-to-peer network having a plurality of nodes comprises one or more I/O adapters; a cache component; one or more inter-node routing components; a memory mapping...
|
|
|
7864185 |
Register based queuing for texture requests
A graphics processing unit can queue a large number of texture requests to balance out the variability of texture requests without the need for a large texture request buffer. A dedicated texture...
|
|
|
7861015 |
USB apparatus and control method therein
The present invention relates to an application of the Universal Serial Bus (USB) technology, and more particularly, to a USB apparatus with data storage and security token and control method...
|
|
|
7861052 |
Computer system having an expansion device for virtualizing a migration source logical unit
A migration destination storage creates an expansion device for virtualizing a migration source logical unit. A host computer accesses an external volume by way of an access path of a migration...
|
|
|
7849231 |
Method of controlling information processing apparatus, information processing apparatus, and control program therefor
A local interface driver generates a network communication channel through which resources of a peripheral device connected via a local interface can be seen, from application software for...
|
|
|
7840859 |
Block interleaving with memory table of reduced size
Interleaving improves noise rejection in digital communication and storage systems. According a known scheme, the interleaving/deinterleaving is achieved by storing symbols in a temporary memory...
|
|
|
7827339 |
System management interrupt interface wrapper
In a personal computing system function calls, formatted in 16-bit format for a 16-bit interface to the firmware, are communicated through an operating system providing a System Management...
|
|
|
7797509 |
Systems and methods for utilizing an extended translation look-aside buffer having a hybrid memory structure
Extended translation look-aside buffers (eTLB) for converting virtual addresses into physical addresses are presented, the eTLB including, a physical memory address storage having a number of...
|
|
|
7793033 |
Serial memory comprising means for protecting an extended memory array during a write operation
The present invention relates to a memory on a silicon microchip, having a serial input/output, an integrated memory array addressable under N bits, and at least one register that is read...
|
|
|
7788633 |
Bank note processing machine and method for operating bank note processing machine
A bank note processing machine includes a plurality of sensors, a transport system, an input/output device, a control device and an interface. The control device has a memory configured to control...
|
|
|
7747282 |
Mobile phone with expanded telephone directory
A mobile phone with an expanded telephone directory, wherein any electronic telephone directory of the mobile phone is supplemented by, in each case, one data base located in the nonvolatile memory...
|
|
|
7640415 |
Storage system having a first computer, a second computer connected to the first computer via a network, and a storage device system that is accessed by the second computer
When a computer 10 receives a request from the client computer 30 to access snapshot files, the target device to be used is identified. The computer 10 makes a request to the identified target...
|
|
|
7634636 |
Device, system and method of reduced-power memory address generation
Devices, systems and methods of reduced-power memory address generation. For example, an apparatus includes: a carry save adder including at least a first set of adders and a second set of adders,...
|
|
|
7610426 |
System management mode code modifications to increase computer system security
Methods for processing more securely. Embodiments provide effective and efficient mechanisms for reducing APIC interference with accesses to SMRAM, where enhanced SMM code implementing these...
|
|
|
7603536 |
Data processing apparatus and image reading apparatus
A data processing apparatus includes a data processing section that issues a plurality of data transfer requests simultaneously; an internal memory provided inside a circuit including the data...
|
|
|
7587535 |
Data transfer control device including endian conversion circuit with data realignment
When data is transferred to an access destination in a different endian format, a transfer start address is aligned based on a transfer bus width, and a transfer size is adjusted according to the...
|
|
|
7583732 |
Managing bursts of data
Bursts of data are managed. Data is stored in a machine readable memory device a first time at a first memory address. The machine readable memory device has one or more burst boundaries. The first...
|
|
|
7577854 |
Information storage device having a divided area in memory area
An information storage apparatus capable of setting the number and sizes of partitioned areas resulting from partitioning a memory area based on a user's intention is provided. For this purpose, an...
|
|
|
7564727 |
Apparatus and method for configurable power management
A method and apparatus to facilitate low-power consumption through a configurable suspend mode of operation of a PLD, the PLD comprising an application logic block coupled to receive configuration...
|
|
|
7546451 |
Continuously providing instructions to a programmable device
A system and method for enabling a programmable device to execute instructions without interruption. An instruction space for storing instructions from a host application is bifurcated to define a...
|
|
|
7543293 |
Privelege level changing for virtual memory mapping
Described is a system and method whereby processes may have multiple memory maps associated therewith to provide curtained memory and overcome other memory-related problems. Multiple maps are used...
|
|
|
7536498 |
Method and apparatus for address mapping
A method and apparatus for address mapping are provided, wherein the method sets a first address region that is accessible by a processor when a system is booted and a second address region that is...
|