|
Match
|
Document |
Document Title |
|
|
5257388 |
Device for detecting whether an attached external memory stores valid data, if not, whether the external memory is capable of storing data
In a data processing device capable of attachably and detachably providing an external memory unit to which data are written and from which data are read, the external memory unit being capable of...
|
|
|
5255382 |
Program memory expander for 8051-based microcontrolled system
An 8051-based microcontroller system includes an 8051 microcontroller chip which is capable of directly addressing only 64k addresses, and which is capable of addressing two kilobyte pages using a...
|
|
|
5249280 |
Microcomputer having a memory bank switching apparatus for accessing a selected memory bank in an external memory
A memory expansion scheme is provided which permits a program to automatically cross memory bank boundaries, without user intervention. A memory bank address register stores a value corresponding...
|
|
|
5237668 |
Process using virtual addressing in a non-privileged instruction to control the copying of a page of data in or between multiple media
A single non-privileged instruction copies a page of data from a source virtual address in an electronic medium to a destination virtual address in the same or in a different electronic storage...
|
|
|
5237669 |
Memory management method
A method of increasing the amount of directly addressable memory address locations that can be allocated to Random Access Memory (RAM). An initialization routine is executed to identify Read Only...
|
|
|
5233699 |
Expanded cache memory system
The present invention provides an extended memory capability without requiring a much faster cache memory. This is done by providing address latches on the same chip as the cache memory and...
|
|
|
5202968 |
Expansion system
A cache LSI has an expansion pin which is set to "0" (GND) level or "1" (Vcc) level. A portion of a SET field of a cache directory is used as a field for selecting a cache LSI. Each cache LSI...
|
|
|
5179662 |
Optimized I/O buffers having the ability to increase or decrease in size to meet system requirements
Optimization I/O buffers are used to write data into or read data from auxiliary storage using a double buffering scheme. When a user wants to send data to auxiliary storage, the first buffer is...
|
|
|
5175830 |
Method for executing overlays in an expanded memory data processing system
A method includes the steps of differentiating Overlays each into a code portion and into a data portion, storing the data portions within a CPU directly-accessible memory, storing the code...
|
|
|
5161218 |
Memory controller for using reserved DRAM addresses for EMS
A memory controller which can map EMS addresses into the DRAM behind video RAM addresses or other reserved areas of memory. A single chip has both a DRAM decoder and an EMS decoder operating in...
|
|
|
5159677 |
Method and system for storing data in and retrieving data from a non-main storage virtual data space
A non-main storage data space (NMDS) is presented, whose virtual pages may be backed by expanded storage, by a combination of expanded and auxiliary storage, but not by main storage. Mechanisms are...
|
|
|
5146581 |
Subprogram executing data processing system having bank switching control storing in the same address area in each of memory banks
An apparatus for executing a subroutine and an interrupt processing routine of a bank switching scheme has a plurality of memory banks (4, 5, 6), a program for controlling bank switching being...
|
|
|
5146580 |
Method and system for using expanded memory for operating system buffers and application buffers
A method and system for allowing both operating system buffers and application program buffers to reside in expanded memory is provided. In a preferred embodiment, a page frame in conventional...
|
|
|
5138705 |
Chip organization for an extendable memory structure providing busless internal page transfers
A memory structure is described as comprised of a large number of fixed-size page frames. Each page frame in the memory is spread among all chips in the memory. The size of the memory structure may...
|
|
|
5129070 |
Method of using the memory in an information processing system of the virtual addressing type, and apparatus for performing the method
The method and apparatus for using the memory in an information processing system of the virtual addressing type is characterized in that a first memory domain DX is organized around a logical...
|
|
|
5127094 |
Virtual storage type computer system
A computer system includes a processing unit and an external storage holding a virtual data set including an address translation table in addition to data and program. The processing unit includes...
|
|
|
5123098 |
Method for executing programs within expanded memory of a computer system using MS or PC DOS
A method of executing a program module in an expanded memory of a computer system using PC or MS DOS. The program module is divided into a resident section and a transient section. After loading...
|
|
|
5121480 |
Data recording system buffer management and multiple host interface control
A circuit is provided for control and data transfer between a standard data storage device interface and one of a choice of several host computers. Parallel transition memories in conjunction with...
|
|
|
5101339 |
Computer address modification system using writable mapping and page stores
A computer system includes a computer address modification system that is advantageously coupled in a bus network to selectively translate memory address data in 16K blocks and provide DMA...
|
|
|
5097439 |
Expansible fixed disk drive subsystem for computer
An expansible fixed disk drive data storage subsystem enables attachment of multiple bus-level interface fixed disk drives to a host computer at a single us-level interface fixed disk drive...
|
|
|
5060186 |
High-capacity memory having extended addressing capacity in a multiprocessing system
A memory accessible by more than one external processor has a data capacity exceeding the addressing capacity of the processors and is capable of modifying the addressing data of the processors.
|
|
|
5042003 |
Memory usage system
An improved means and method for expanded memory system access and control is disclosed. A logic array in the expanded memory control circuitry which accesses and controls up to two separate...
|
|
|
5023777 |
Information processing system using domain table address extension for address translation without software modification
An information processing apparatus with an address extension function includes a set of address adders for performing address addition with respect to a first fraction of an address for an...
|
|
|
5001689 |
Method of partitioning the memory in a CD-player in order to reduce access time to the disk
In CD-players with a memory (S) having A storage locations for the storing of the titles recorded on a CD-record, it can occur that the number of titles C recorded on the CD-record exceeds the...
|
|
|
4991083 |
Method and system for extending address space for vector processing
A method and apparatus for extending an address space for a vector processor including a vector processing unit and a scalar processing unit. A main storage and an extended storage are also...
|
|
|
4969086 |
System for reducing main memory access time by bypassing address expansion device when high-order address portions are unaltered
Proceeding from a known method and apparatus for expanding the address for accessing a main memory by a central controller of a switching system, a determination is made in a comparator as to...
|
|
|
4959778 |
Address space switching apparatus
An address space switching apparatus has a group of conventional registers capable of storing address information and a group of additional registers capable of storing address information longer...
|
|
|
4951248 |
Self configuring memory system
A self configuring memory for a computer system. Memory is distributed between a central processor unit (CPU) memory and expansion memory boards that are selectively insertable into expansion slots...
|
|
|
4943910 |
Memory system compatible with a conventional expanded memory
A plurality of memory blocks, which includes a plurality of memory areas, each having a page number. Each of the memory blocks has a set number. A page controlling register stores mapping...
|
|
|
4926316 |
Memory management unit with overlapping control for accessing main memory of a digital computer
An improved memory management unit (MMU) for interfacing between a CPU and a main computer memory. The MMU receives logical addresses from the CPU and converts a portion of the logical address to...
|
|
|
4914620 |
Capacity extensible data storage for use in electronic apparatus
A data storage and access system includes at every data block a pointer for storing the total number of data items to be stored therewithin and the start address data of data stored within a second...
|
|
|
4868740 |
System for processing data with multiple virtual address and data word lengths
A data processor which specifies either of a predetermined maximum length of an adddress (a bits) and a length of an address less than the former length and at plural registers having a number of...
|
|
|
4831522 |
Circuit and method for page addressing read only memory
A circuit and method for page addressing computer read-only memory (ROM) includes expanded ROM (12 and 13) and an address signal generator (20). Address signal generator (20) includes address line...
|
|
|
4796177 |
Address extension system
An address extension system is provided for generating a physical address by summing a segment starting point address and an offset. Conventionally, the content of a segment register is shifted by...
|
|
|
4779191 |
Method and apparatus for expanding the address space of computers
An address space, referred to herein as Moby space, may be defined having an address range greatly exceeding the direct addressing range of a particular computer, whereby each address in Moby space...
|
|
|
4761736 |
Memory management unit for addressing an expanded memory in groups of non-contiguous blocks
A n-channel memory management circuit operates as an interface unit between a microprocessor, which microprocessor is normally capable of addressing only 64K bytes of memory, to provide expandable...
|
|
|
4731738 |
Memory timing and control apparatus
A memory board can be assembled with one, two or more rows of memory chips to provide a corresponding number of different memory capacities for expanding the capacity of main memory which resides...
|
|
|
4691282 |
16-bit microprocessor system
A 16-bit microprocessor (μP) system uses memory access data consisting of: a status field for memory control data including a specific bit; a segment field; and a 16-bit address field. In a μP,...
|
|
|
4672538 |
Method of dynamically changing formation of addresses in memory of a data processing system
There is provided a method of dynamically changing the formation of addresses in a memory of a data processing system having a segment descriptor register adapted to hold segment descriptor words...
|
|
|
4617624 |
Multiple configuration memory circuit
A memory circuit to be connected to a central processing unit through an information bus and including a memory bank for storing several data words with each word having its own unique address, and...
|
|
|
4613953 |
Paging register for memory devices
An addressing and control system for a mass memory which is partitioned into selectable pages of individually specified size. The invention generates a composite address for the mass memory so that...
|
|
|
4609996 |
Memory access system for a computer system adapted to accept a memory expansion module
A microcomputer includes a main memory system which is accessed, substantially independantly, by the CPU and a subsystem, for example a video display subsystem. The memory system comprises a base...
|
|
|
4606003 |
Mailing system peripheral interface with replaceable prom for accessing memories
An interface between a system processor of an automated mailing system and selected peripheral devices carries peripheral support hardware and software for communication with the peripherals. The...
|
|
|
4583163 |
Data prefetch apparatus
A data prefetch apparatus provided between a main memory formed of a plurality of memory blocks and an I/O device whose data transfer speed is slower than that of the main memory, comprising an...
|
|
|
4500962 |
Computer system having an extended directly addressable memory space
A computer system utilizing an N bit word in which a directly addressable space is limited to 2 N -1 words or 2 N characters by the system architecture. Extension of this directly addressable...
|
|
|
4473877 |
Parasitic memory expansion for computers
A memory expansion circuit for expanding computer memory capacity requiring a minimum of alterations to the host system is disclosed. The memory expansion circuit is parasitic in that it fully...
|
|
|
4460972 |
Single chip microcomputer selectively operable in response to instructions stored on the computer chip or in response to instructions stored external to the chip
A microprocessor external instruction feature which provides for a single chip microprocessor with on-chip read only instruction store (ROS) that can also be operated with an off-chip instruction...
|
|
|
4453212 |
Extended address generating apparatus and method
Address generating apparatus which uses narrow data paths for generating a wide logical address and which also provides for programs to access very large shared data structures outside their...
|
|
|
4449184 |
Extended address, single and multiple bit microprocessor
The addressable memory space within the retrievable capacity of the microprocessor is necessarily limited by the bit length of the address word. This in turn, is limited by the bit length of the...
|
|
|
4449181 |
Data processing systems with expanded addressing capability
The invention relates to memory-mapping and protection facilities in multi-processor data-handling systems. A feature of the invention relates to systems in which a plurality of processors,...
|