|
Match
|
Document |
Document Title |
|
|
6757752 |
Micro controller development system
The present invention relates to a micro controller development system (MDS) capable of helping a development of hardware and related software of a micro control unit (MCU). The micro controller...
|
|
|
6735664 |
Indirect addressing method and device incorporating the same
A method of indirect addressing involves use of a bank select register and a bank of multiple directly-accessible registers to indirectly access registers of a memory device. Bank select data is...
|
|
|
6725353 |
Input/output register programming system and method
An input/output register programming system that uses a set transmission value. The input/output register programming system includes an address decoder, a transmission setting register, a...
|
|
|
6725289 |
Transparent address remapping for high-speed I/O
A subsystem that is able to address a second memory region initiates I/O requests directed to a device that is able to address a first memory region that is different from the second memory region....
|
|
|
6694401 |
Method and apparatus for executing real-mode interrupts from within extended SMRAM handler
Embodiments of the present invention provide for executing real-mode interrupts from within an extended SMRAM handler. If there is a need to make a real-mode call from the extended SMRAM handler,...
|
|
|
6687782 |
Method and implementation for addressing and accessing an expanded read only memory (ROM)
A ROM is provided with sufficient input address terminals for receipt of a unique address for each data storage location, even though the number of ROM input addresses exceeds the capacity of the...
|
|
|
6681305 |
Method for operating system support for memory compression
In a system with hardware main memory compression, the method of this invention monitors the physical memory utilization and if physical memory is near exhaustion it forces memory to be paged out,...
|
|
|
6678753 |
IC card reading/writing apparatus and method for allowing use of multiple vendors
An IC card includes a card body, a memory section buried inside the card body and adapted to store data information and control information, and an interface section. The interface section inputs...
|
|
|
6675277 |
Method and apparatus for demand usable adapter memory access management
A method and apparatus for using a memory adapter may allow a system to access the memory adapter. The memory adapter may comprise a list of entries for data within the memory adapter. Each entry...
|
|
|
6631427 |
Data recording apparatus and method including control data invalidating function
When a device is removed during recording, there is a possibility such that a fatal error may be caused in the device. Information for device control is read out from the device. When it is...
|
|
|
6598112 |
Method and apparatus for executing a program using primary, secondary and tertiary memories
A method and apparatus for executing an integrated circuit (IC) test program including at least one calling instruction partitions at least one called subroutine into first and second subroutine...
|
|
|
6574626 |
Method and apparatus for administration of extended memory
A method for managing execution of program includes a memory management process to optimize use of primary and secondary memories 20,21 , by storing all software units in the secondary memory 21 ...
|
|
|
6564283 |
Data processing system for expanded addresses
A microprocessor capable of functioning in an expanded address mode is disclosed, including: a control unit for determining whether an external instruction is to be used for a normal address mode...
|
|
|
6553448 |
Method for unit distance encoding of asynchronous pointers for non-power-of-two sized buffers
A technique for encoding index values of asynchronous pointers for a non-power-of-two sized buffer that supports the unit distance property. The technique includes converting N+1 pointer index...
|
|
|
6549210 |
Method and apparatus for cache index hashing
The invention provides a method of generating cache indexes that reduces the likelihood that adjacent addresses will map to the same cache regions. The hashing process is optimized to be sensitive...
|
|
|
6516342 |
Method and apparatus for extending memory using a memory server
A method and apparatus for extending the main memory of computer systems across network boundaries is provided. A memory server is allocated on a network server, or a separate machine connected to...
|
|
|
6480834 |
Method and apparatus for serving files from a mainframe to one or more clients
A method and apparatus provides random access to mainframe files that are accessed using an operating system that does not provide random access. This allows a computer system such as a mainframe...
|
|
|
6477612 |
Providing access to physical memory allocated to a process by selectively mapping pages of the physical memory with virtual memory allocated to the process
A system and method for providing applications with the ability to access an increased amount of memory. An application maps a specified address range in its (small) virtual memory space to a...
|
|
|
6467022 |
Extending adapter memory with solid state disks in JBOD and RAID environments
A Solid State Disk (“SSD”) and accompanying logic to extend the local memory of an adapter for RAID storage devices. Use of virtual memory, representing the SSD range of addresses in the...
|
|
|
6418505 |
Accessing beyond memory address range of commodity operating system using enhanced operating system adjunct processor interfaced to appear as RAM disk
A multi-processor computer system that includes at least one “regular” processor and one “enhanced mode” processor. The enhanced mode processor is preferably not turned over to the regular...
|
|
|
6401164 |
Sectored semiconductor memory device with configurable memory sector addresses
A memory device comprises a plurality of independent memory sectors, external address signal inputs for receiving external address signals that address individual memory locations of the memory...
|
|
|
6385677 |
Dual interface memory card and adapter module for the same
A dual interface memory card and an adapter module for the memory card are disclosed to convenient transfer data between the memory card and a computer. The dual interface memory card has a memory...
|
|
|
6363453 |
Parallel processor with redundancy of processor pairs
General purpose parallel computer, latency reduction MIMD, with multiple processors, and multiple memory address spaces, wherein processors (SPU) are redundantly replicated on each memory (M) bus...
|
|
|
6332174 |
Digital signal reproducing apparatus
An apparatus for reproducing digital signals recorded on a disk having first and second recording surfaces. The digital signals are in the form of a data frame including a lead-in block and n data...
|
|
|
6324630 |
Method of processing a data move instruction for moving data between main storage and extended storage and data move instruction processing apparatus
A storage unit comprises a plurality of storage modules, each of which is dynamically assigned to and used as each area in a main storage (MS) or an extended storage (ES). The storage unit or a...
|
|
|
6295591 |
Method of upgrading and/or servicing memory without interrupting the operation of the system
A method of providing maintenance for a memory device of a computer system without interrupting operation of the computer system, by partially mirroring a primary memory array in a secondary memory...
|
|
|
6272570 |
IC memory card
An IC memory card having an expanded function of transmitting and receiving special data other than preservative data. The IC memory card comprises an odd attribute control circuit for outputting a...
|
|
|
6263399 |
Microprocessor to NAND flash interface
A data processing apparatus is described which comprises a microprocessor having data lines, address lines and control lines, a memory interface having input control lines, input address lines,...
|
|
|
6233646 |
Memory interface controller
The present invention relates to a memory interface controller for a data transmission system. A memory interface controller is capable of randomly accessing a memory using an associative memory...
|
|
|
6219740 |
Information processing device
An information processing device has a plurality of processors each having a register file formed on a single semiconductor chip. A virtual register in one processor and an extension register in...
|
|
|
6216197 |
Method and apparatus for extending printer memory using a network file system
A memory extension mechanism for a computer printer or other computer output device. The mechanism allows the computer printer to function with less than the maximum amount of real memory normally...
|
|
|
6209075 |
Method and apparatus for extending memory of an integrated circuit
A method and apparatus for extending an on-chip processing device's access to memory are accomplished by depositing a processing circuit, memory, and configuration circuitry on a die. When the...
|
|
|
6205514 |
Synchronous SRAM having global write enable
A synchronous SRAM comprising an SRAM core having a memory array of a plurality of bytes, having a plurality of byte write drivers, having sense amplifiers, and having I/O buffers; a plurality of...
|
|
|
6192444 |
Method and system for providing additional addressable functional space on a disk for use with a virtual data storage subsystem
A method and system in accordance with the present invention provides additional addressable space on a disk for use by a host processor using a virtual data storage subsystem. The method and...
|
|
|
6192457 |
Method for implementing a graphic address remapping table as a virtual register file in system memory
A method for implementing a graphics address remapping table as a virtual register in system memory. The remapping table includes virtual registers that each store a target index that references a...
|
|
|
6173363 |
Data transmission device for reading data from a memory medium and transmitting the data to a magnetic reproducing apparatus with a reduced noise
A data transmission device which can read information on an IC card without changing a structure of a conventional floppy disc drive is provided. The IC card includes memory elements for storing...
|
|
|
6170035 |
Dynamic random access memory (DRAM) having variable configuration for data processing system and corresponding expansion support for the interleaved-block configuration thereof
Dynamic random access memory with variable configuration depending on the number and capacity of standard memory modules, of DIMM type plugged into a first plurality of slots of a memory...
|
|
|
6154805 |
Realtime clock with page mode addressing
A realtime clock integrated circuit includes a memory (30) that has a plurality of addressable locations therein. The memory (30) has two portions, a lower portion and an upper portion. The lower...
|
|
|
6154827 |
Data processor capable of high speed accessing
A data processor capable of accessing data with the data processing capacity of a central processing unit (CPU), even if the data processing capacity of the CPU within the data processor is larger...
|
|
|
6122646 |
Method and apparatus for management of information where sub directory information in a directory identifies the relative recording location of the sub directory
In this invention, data track of a magneto-optical disc is divided into a volume management area and an extent area to record data of file into the extent area, and to record directory management...
|
|
|
6119197 |
Method for providing and operating upgradeable cache circuitry
An upgradeable cache circuit is described which automatically routes those control signals necessary to maintain cache coherency in a computer system having a processor (with integrated L1 cache)...
|
|
|
6119212 |
Root size decrease on a UNIX based computer system
A method for decreasing the size of a root partition on a computer system operating under control of a UNIX type operating system without reinstalling the operating system. The computer system...
|
|
|
6081869 |
Bit-field peripheral
A bit field system is disclosed which includes a processor as well as a bit field peripheral device which is accessed via dedicated bit field addresses. Such a system efficiently executes bit field...
|
|
|
6081881 |
Method of and apparatus for speeding up the execution of normal extended mode transfer instructions
A method and apparatus for reducing processor response time to selected transfer instructions in an instruction processor using a plurality of memory banks including four banks in a basic mode and...
|
|
|
6078970 |
System for determining adapter interrupt status where interrupt is sent to host after operating status stored in register is shadowed to host memory
An I/O adapter connects an I/O adapter to an I/O bus and includes a device interrupt status register and an interrupt status shadow address register. The device interrupt status register stores the...
|
|
|
6070217 |
High density memory module with in-line bus switches being enabled in response to read/write selection state of connected RAM banks to improve data bus performance
Data line loading on high density modules with multiple DRAMs is minimized permitting the maximum memory density of systems of otherwise limited density to be increased without an ensuing...
|
|
|
6070173 |
Method and apparatus for assisting garbage collection process within a java virtual machine
A method and apparatus for assisting garbage collection process within a Java virtual machine are disclosed. A virtual object heap and a physical object heap are provided within the Java virtual...
|
|
|
6028985 |
Output method and apparatus
An output apparatus automatically selects one of a plurality of interfaces and ensures receiving buffers corresponding to the interfaces. Data is taken through each interface into the corresponding...
|
|
|
6026462 |
Main storage and expanded storage reassignment facility
A data processing system has a processing unit and a memory which provides a common pool of physical storage. This storage is initially assigned as either main storage or expanded storage during...
|
|
|
6018798 |
Floating point unit using a central window for storing instructions capable of executing multiple instructions in a single clock cycle
A floating point unit capable of executing multiple instructions in a single clock cycle using a central window and a register map is disclosed. The floating point unit comprises: a plurality of...
|