|
Match
|
Document |
Document Title |
|
|
7240177 |
System and method for improving performance of dynamic memory removals by reducing file cache size
A system and method for improving dynamic memory removals by reducing the file cache size prior to the dynamic memory removal operation initiating are provided. In one exemplary embodiment, the...
|
|
|
7240187 |
Method and apparatus to support legacy master boot record (MBR) partitions
Disclosed is a method, apparatus, and system in which a basic input/output BIOS is run and a non-volatile memory coupled to the BIOS is read. The BIOS determines if legacy partition address data is...
|
|
|
7240156 |
Storage subsystem and storage subsystem control method
The present invention partitions a cache region of a storage subsystem for each user and prevents interference between user-dedicated regions. A plurality of CLPR can be established within the...
|
|
|
7237139 |
Services heuristics for computer adapter placement in logical partitioning operations
A methodology for configuring the connection of adapters to bus controllers or other possibly failing components (PFCs) in a logically partitioned environment. The present invention comprises an...
|
|
|
7231497 |
Merging write-back and write-through cache policies
In one embodiment, the present invention includes a method for writing data to a disk if inserting the data into a cache, such as a disk cache associated with the disk, would cause a threshold of...
|
|
|
7231504 |
Dynamic memory management of unallocated memory in a logical partitioned data processing system
A method, system, and program for dynamic memory management of unallocated memory in a logical partitioned data processing system. A logical partitioned data processing system typically includes...
|
|
|
7225313 |
Demotion of memory pages to largest possible sizes
Various approaches for demoting a memory page are described. In one approach, a first new page is established from a subpage of a base page in response to a request to demote a specified subpage....
|
|
|
7225306 |
Efficient address generation for Forney's modular periodic interleavers
An efficient way to generate the address sequence for the RAM implementation of Forney's (P, D, m) interleavers requires only A+1+2P memory locations, which is close to the theoretical minimum....
|
|
|
7225315 |
High read performance file system and program
To provide a file system including: a storage system having a plurality of volumes; a volume allocation table adapted to set the plurality of volumes for each directory; a file allocation table...
|
|
|
7219192 |
Storage system and method for a storage control apparatus using information on management of storage resources
A storage control apparatus comprises a data I/O control unit which has communication ports adapted to connect with any of information processing apparatuses, is communicatively connected to...
|
|
|
7213026 |
Apparatus and method for associating classes
A computer-implemented method and mechanism represents system management information for components of a system as instances of managed object classes. A plurality of tables are provided with at...
|
|
|
7210013 |
Data protection for computer system
For a hard disk drive divided into a user area that is an area operating in a user environment, and a host protected area that is an area protected from a user, provided are: a basic input/output...
|
|
|
7210002 |
System and method for operating dual bank read-while-write flash
The disclosed embodiments provide for a system and method for storing data in a flash memory device that has a code bank and a data bank. The method includes writing data to the data bank under...
|
|
|
7200713 |
Method of implementing off-chip cache memory in dual-use SRAM memory for network processors
A method, apparatus, and system for implementing off-chip cache memory in dual-use static random access memory (SRAM) memory for network processors. An off-chip SRAM memory store is partitioned...
|
|
|
7197619 |
Methods, systems, and computer program products for managing a memory by storing external objects in a dynamic heap
A memory is managed by defining a heap in the memory that includes a static heap and a dynamic heap. All objects that are external objects are stored in the dynamic heap. An external object is an...
|
|
|
7191282 |
Data processing apparatus and method for determining the amount of free storage space in such an apparatus
A data processing apparatus, comprising data storage having a plurality of defined storage elements, memory containing usage data indicating which of the storage elements contains data, and a...
|
|
|
7188226 |
Defective data site information storage
A method of storing defective data site information for a storage device according to a particular embodiment of the invention includes determining a first defective data site associated with the...
|
|
|
7185168 |
System and method for quality of service management in a partitioned storage device or subsystem
A direct access storage system includes at least one disk and a controller. The at least one disk physically may be partitioned into at least one first access performance partition and at least one...
|
|
|
7185167 |
Heap allocation
One or more electronically-accessible media including exemplary electronically-executable instructions that, when executed, direct an electronic apparatus to perform actions including:...
|
|
|
7181588 |
Computer apparatus and method for autonomic adjustment of block transfer size
A dynamic block transfer size adjustment mechanism independently defines block transfer size for each memory portion, which may include files in a file system, virtual storage segments in a memory...
|
|
|
7181585 |
Defensive heap memory management
A data structure, method and system are provided incorporating a general purpose memory allocator and defensive heap memory manager. This provides an ability to reliably detect various types of...
|
|
|
7178002 |
Methods and systems for dynamically growing multiple stacks
An allocation instructions and an extension instructions allow a program to continue to execute even when the program requires more stack space than has been allocated to the program. The methods...
|
|
|
7178014 |
Method and apparatus for using a memory region to pass parameters between a run time environment and SMM handler
An ACPI (Non-Volatile Sleeping) NVS memory region is allocated and defined so that a system BIOS can allocate a placeholder for the different parameters that are passed from the ACPI ASL code to...
|
|
|
7177995 |
Long term data protection system and method
A file to be written can be partitioned into one or more partitions. Each such input partition is identified with a hash code and a group ID. Replica(s) of an input partition can be created to...
|
|
|
7171538 |
Incremental data storage method, apparatus, interface, and system
An interface for managing incremental data storage includes a write function that appends an entry to an incremental log, a read function that retrieves a most recent log entry corresponding to a...
|
|
|
7165162 |
Partitioning modules for cross-module optimization
Techniques for partitioning modules into smaller groups are disclosed. In various embodiments, cross-module optimization may be performed on these smaller groups. Further, related modules are...
|
|
|
7162575 |
Adaptive implementation of requested capabilities for a logical volume
A method, system, and computer program product for adaptively implementing capabilities of a logical volume. If a particular capability is an inherent attribute of an existing storage device, the...
|
|
|
7149869 |
Method and apparatus for generating generic descrambled data patterns for testing ECC protected memory
A method and apparatus for generating bits for a diagnostic routine of a memory subsystem. A memory device may be divided into n subdivisions of m bits each. Alternatively, n memory devices may...
|
|
|
7149865 |
Memory allocation using mask-bit pattern to encode metadata within memory address
A method of allocating memory in a data processing system 10 and a memory allocation mechanism 54 are provided. Memory is allocated by the memory allocation mechanism in response to a memory...
|
|
|
7149870 |
Assigning sections within a memory heap for efficient garbage collection of large objects
A method, system, and program for assigning sections within a memory heap for efficient garbage collection of large objects are provided. A first portion of a memory heap is distributed among a...
|
|
|
7149871 |
Zone boundary adjustment for defects in non-volatile memories
A non-volatile memory is divided into logical zones by the card controller in order reduce the size of the data structures it uses for address translation. Zone boundaries are adjusted to...
|
|
|
7146390 |
Staging the processing of remembered-set entries as part of collection based on the train algorithm
A garbage collector that reclaims memory space no longer needed by a mutator treats a generation of a dynamically allocated heap as being divided into “car” sections. For each car section, the...
|
|
|
7146479 |
Method and apparatus of storage allocation/de-allocation in object-oriented programming environment
Methods and/or systems and/or apparatus for improved memory management include different allocation and deallocation strategies for various sizes of objects needing memory allocation during runtime.
|
|
|
7146480 |
Configurable memory system
A configurable memory system is disclosed, which includes a processor-to-memory network, a memory-to-processor network, and a plurality of memory modules. Both networks in turns include a plurality...
|
|
|
7143260 |
Intermediate descriptions of intent for storage allocation
A method, system, and computer program product to enable a user to specify an intended use for a logical volume. The logical volume is configured using an application-specific template (also...
|
|
|
7143234 |
Bios storage array
Methods, apparatus and machine readable medium are described in which BIOS initialization code divides one or more storage devices into two or more portions. Further, a BIOS device handler may use...
|
|
|
7143433 |
Video distribution system using dynamic segmenting of video data files
A method and apparatus to dynamically segment video data files or portions of video data files within a video distribution system to facilitate the transfer of the video data files from a file...
|
|
|
7143207 |
Data accumulation between data path having redrive circuit and memory device
Memory apparatus and methods accumulate data between a data path and a memory device. A memory agent may have a data accumulator between a redrive circuit and a memory device or interface. The data...
|
|
|
7139890 |
Methods and arrangements to interface memory
Methods and arrangements to interface memory are described. Many embodiments comprise comparing a transaction or access from a source to memory addresses associated with the source to determine...
|
|
|
7139882 |
Memory protection system and method for computer architecture for broadband networks
A computer architecture and programming model for high speed processing over broadband networks are provided. The architecture employs a consistent modular structure, a common computing module and...
|
|
|
7136981 |
Method and apparatus for creating a virtual storage volume with a file size independent of a file size limitation
A method and apparatus for creating a virtual storage volume with a file size independent of a file size limitation of a computer. In one embodiment, a storage area is randomly selected from among...
|
|
|
7136984 |
Low power cache architecture
In a processor cache, cache circuits are mapped into one or more logical modules. Each module may be powered down independently of other modules in response to microinstructions processed by the...
|
|
|
7133994 |
Configuration size determination in logically partitioned environment
Method, apparatus and article of manufacture for determining memory requirements for a partition manager based on a given configuration. In one embodiment, a quantity of memory required for each of...
|
|
|
7130229 |
Interleaved mirrored memory systems
In some embodiments, a system includes a first memory assembly coupled to a first channel and a second memory assembly coupled to a second channel. The system includes a memory controller to write...
|
|
|
7130982 |
Logical memory tags for redirected DMA operations
A memory tag mechanism creates a logical memory tag of a first length that corresponds to an I/O address of a second length. The memory tag is “logical” because it does not represent physical...
|
|
|
7130980 |
Use of a resource identifier to import a program from external memory for an overlay
An internal memory uses a resource identifier to identify which functional program from an external memory is to be loaded into an overlay space of the internal memory. In executing a program...
|
|
|
7127561 |
Coherency techniques for suspending execution of a thread until a specified memory access occurs
Coherency techniques for suspending execution of a thread until a specified memory access occurs. In one embodiment, a processor includes a cache, execution logic to execute an instruction having...
|
|
|
7127585 |
Storage having logical partitioning capability and systems which include the storage
A storage includes: host interface units; file control processors which receives a file input/output request and translates the file input/output request into a data input/output request; file...
|
|
|
7124257 |
Bus interface controller for determining access counts
The present invention provides for an integrated circuit (IC) bus system. A local IC is coupled to a remote IC through a bus interface. A local memory is coupled to the local IC. A bus interface...
|
|
|
7124152 |
Data storage device with deterministic caching and retention capabilities to effect file level data transfers over a network
A data storage device with deterministic caching and retention capabilities to effect file level data transfers with a host device. The data storage device includes a data recording medium on which...
|