|
Match
|
Document |
Document Title |
|
|
7606985 |
Augmented instruction set for proactive synchronization within a computer system
Providing proactive synchronization in a computer system may include providing an augmented instruction set with additional synchronizing instructions. Therefore, a method includes a processor...
|
|
|
7606974 |
Automatic caching generation in network applications
Automatic software controlled caching generations in network applications are described herein. In one embodiment, a candidate representing a plurality of instructions of a plurality of threads...
|
|
|
7600068 |
Programmable control interface device
A programmable control interface is for circuits using complex commands. The programmable interface includes a memory for storing sampled commands and a sequencing circuit. The sequencing circuit...
|
|
|
7584336 |
Systems and methods for providing data modification operations in memory subsystems
Systems and methods for providing data modification operations in memory subsystems. Systems include a plurality of memory devices, a memory controller, one or more memory busses connected to the...
|
|
|
7570642 |
Method and apparatus for computing, storing, and multiplexing modified bytes in a packet router
A method for generating a modified packet for output from a router. First, a received packet is stored in one memory location. Modified bytes corresponding to the received packet are computed and...
|
|
|
7568065 |
Method for carrying out writing updating and allocating memory on a memory medium
The carrying out of the invention requires the preallocation of a memory spaces (A 0 . . . A 6 ) group (DHS) to a card. The number of allocated memory spaces is greater than the number of records...
|
|
|
7562189 |
Write-in-place within a write-anywhere filesystem
In a write-anywhere filesystem, a write-in-place property allows the write-anywhere filesystem to selectively perform write-in-place processing for write allocation to selected data blocks. The...
|
|
|
7555609 |
Systems and method for improved data retrieval from memory on behalf of bus masters
Systems and methods are disclosed herein for retrieving data from memory in a computer system. In one example, a memory controller is coupled to a system bus in a computer system that includes bus...
|
|
|
7552290 |
Method for maintaining atomicity of instruction sequence to access a number of cache lines during proactive synchronization within a computer system
A method for maintaining atomicity of a sequence of instructions includes a processor requesting exclusive access to a given memory resource. The request may include executing a critical section of...
|
|
|
7539816 |
Disk control device, disk control method
A disk control device stores write requests from a cache memory or reads commands from a host in a queue for a disk drive in chronological order. When the number of write requests stored in the...
|
|
|
7519782 |
Ring optimization for data sieving writes
In one embodiment, a method and apparatus for ring optimization for data sieving writes is disclosed. The method includes dividing a file range to be written to via a data sieving write operation...
|
|
|
7509463 |
Cell processor atomic compare and swap using dedicated synergistic processor element
An atomic compare and swap operation that can be implemented in processor system having a power processor element (PPE) and a synergistic processor element (SPE) that have different sized memory...
|
|
|
7483297 |
Nonvolatile memory card
The present invention provides a nonvolatile memory card in which a program is added, modified, changed, or the like by selecting arbitrary firmware on a flash memory from a plurality of pieces of...
|
|
|
7478208 |
Semiconductor memory devices including mode registers and systems including the same
Semiconductor memory devices are provided. The semiconductor memory device includes a command decoder, a code converter and a code outputting unit. The command decoder is configured to receive a...
|
|
|
7475321 |
Detecting errors in directory entries
In one embodiment, the present invention includes a system, which may be a multiprocessor system having multiple nodes, each with a processor and a cache. The system may include a directory stored...
|
|
|
7475211 |
Method and system for restoring data
One aspect of the invention is a method for restoring data, which for example, includes receiving a request for at least a portion of the data. This example also includes creating a directory entry...
|
|
|
7475202 |
Memory controller and method for optimized read/modify/write performance
A memory controller optimizes execution of a read/modify/write command by breaking the RMW command into separate and unique read and write commands that do not need to be executed together, but...
|
|
|
7444460 |
Data storage device, method for updating management information in data storage device, and computer program
The invention provides a data storage device and a method of updating management information, capable of dealing with management information in a highly reliable manner so that information is not...
|
|
|
7430572 |
Storage control system and method
A disk array system including a plurality of disk drives, including a plurality of first-type disk drives having a first predetermined level of reliability and used to form a first-type logical...
|
|
|
7428625 |
Method of adaptively controlling data access by data storage system and disk drive using the method
A method of adaptively controlling data access by a data storage system, in which the sizes and the number of read/write caches are adjusted according to the size of a data access unit, and a disk...
|
|
|
7424581 |
Host memory interface for a parallel processor
A memory interface for a parallel processor which has an array of processing elements and can receive a memory address and supply the memory address to a memory connected to the processing...
|
|
|
7418543 |
Processor having content addressable memory with command ordering
A content addressable memory (CAM) includes a linked list structure for a pending queue to order memory commands for maximizing memory channel bandwidth by minimizing read/write stalls due to...
|
|
|
7401191 |
System and method for performing disk write operations by writing to a data depot prior to an in-place write
Methods, computer programs, information handling systems, and state machines for performing an atomic write to a data block area are disclosed. The atomic write is an in-place write> The method...
|
|
|
7392346 |
Memory updater using a control array to defer memory operations
A memory having multiple locations for data storage is updated by performing the following method. The memory locations are grouped into commonly accessible groups of one or more data locations....
|
|
|
7389392 |
Chip processors with integrated I/O
A solution to the read-modify-write problem for mixed tri-state chip processors by implementing a simple hardware change. This change could easily be built into microcontrollers and other chip...
|
|
|
7380111 |
Out-of-order processing with predicate prediction and validation with correct RMW partial write new predicate register values
A method for processing registers in an out-of-order processor. A predicate in an instruction is predicted. An architecturally correct value is then computed using a read-modify-write operation....
|
|
|
7380077 |
System, method and storage medium for controlling asynchronous updates to a register
A system for controlling asynchronous updates to a register, the system including a generally accessible register that is asynchronously updateable by hardware and software. The system also...
|
|
|
7380076 |
Information processing apparatus and method of accessing memory
The present invention makes it possible to inexpensively and quickly execute a process of rewriting data stored in a memory, thus reducing the power consumption of an information processing...
|
|
|
7363442 |
Separate handling of read and write of read-modify-write
A method, an apparatus, and a computer program are provided for the separate handling of read and write operations of Read-Modify-Write Commands in an XDR™ memory system. This invention allows...
|
|
|
7334080 |
Nonvolatile memory with independent access capability to associated buffer
A non-volatile storage device ( 1 ) has non-volatile memory units (FARY 0 to FARY 3 ), buffer units (BMRY 0 to BMRY 3 ) and a control unit (CNT), and the control unit can control a first access...
|
|
|
7333581 |
Method of processing data for a decoding operation using windows of data
The present invention relates to a method using windows of data, a window (w) comprising data to be written and to be read and having a size. It is characterized in that it comprises:* A step of...
|
|
|
7313639 |
Memory system and device with serialized data transfer
A memory system with serialized data transfer. The memory system includes within a memory controller and a plurality of memory devices. The memory controller receives a plurality of write data...
|
|
|
7313614 |
Switching system
A system and method for provided a switch system ( 100 ) having a first configurable set of processor elements ( 102 ) to process storage resource connection requests ( 104 ), a second configurable...
|
|
|
7299323 |
Memory controller having a read-modify-write function
Provided are a memory controller with data read-modify-write function, and a system-on-chip (SOC) having such a memory controller, where the memory controller is connected to a memory, the memory...
|
|
|
7293158 |
Systems and methods for implementing counters in a network processor with cost effective memory
Systems and methods for implementing counters in a network processor with cost effective memory are disclosed. Embodiments include systems and methods for implementing counters in a network...
|
|
|
7287133 |
Systems and methods for providing a modification history for a location within a data store
A storage management device can receive a request for a modification history for a location within a data store, determine one or more times at which at least a portion of data stored at the...
|
|
|
7277996 |
Modified persistent auto precharge command protocol system and method for memory devices
A method of operating a memory device includes placing the memory device in a persistent auto precharge mode of operation, applying a disable command to the memory device, and disabling the...
|
|
|
7243186 |
Method of optimizing performance of flash memory
A method of optimizing performance of a flash memory is provided. According to the method of the present invention, a page or a block can be selected as a unit for writing data to the flash memory....
|
|
|
7237048 |
***WITHDRAWN PATENT AS PER THE LATEST USPTO WITHDRAWN LIST***
Memory system and device with serialized data transfer
A memory system with serialized data transfer. The memory system includes within a memory controller and a plurality of memory devices. The memory controller receives a plurality of write data...
|
|
|
7219199 |
System and method for increasing bandwidth in a directory based high speed memory system
A system and method for increasing the throughput of a directory-based storage system is provided. The storage system includes a data storage system to store data signals, and a directory to store...
|
|
|
7216187 |
Memory system including a circuit to convert between parallel and serial bits
A memory controller comprises a circuit to convert a set of parallel constituent bits to a serial stream of constituent bits. A first output driver receives at least four bits of the serial stream...
|
|
|
7210006 |
Computer system supporting read-to-write-back transactions for I/O devices
A read-to-write-back transaction may allow I/O subsystems (or other devices) to perform a write to a portion of a cache block without gaining ownership of the cache block and requiring that it...
|
|
|
7206899 |
Method, system, and program for managing data transfer and construction
Provided are a method, system, and program for constructing data including reconstructing data organized in a data organization type, such as a Redundant Array of Independent Disks (RAID)...
|
|
|
7206891 |
Multi-port memory controller having independent ECC encoders
A memory controller system is provided, which includes a plurality of system buses, a multi-port memory controller and a plurality of error correcting code (ECC) encoders. The memory controller has...
|
|
|
7200715 |
Method for writing contiguous arrays of stripes in a RAID storage system using mapped block writes
The invention features a method for controlling storage of data in a plurality of storage devices each including storage blocks, for example, in a RAID array. The method includes receiving a...
|
|
|
7194568 |
System and method for dynamic mirror-bank addressing
A dynamic addressing technique mirrors data across multiple banks of a memory resource. Information stored in the memory banks is organized into separately addressable blocks, and memory addresses...
|
|
|
7188220 |
Method and system for managing the contents of an event log stored within a computer
Methods and systems for utilizing and recording, writing, or logging data regarding system events occurring within a computer are provided. These systems and methods define a unique erased value,...
|
|
|
7185154 |
Single segment data object management
A single segment data structure and method for storing data objects employing a single segment data object having a header and a data record. The header includes a segment length field describing...
|
|
|
7185153 |
Packet assembly
In general, in one aspect, the disclosure describes a method of assembling a packet in memory. The method includes reading data included in a first segment of a packet divided into multiple...
|
|
|
7167955 |
System and method for testing and initializing directory store memory
A system and method for testing and/or initializing a Directory Store in a directory-based coherent memory. In one illustrative embodiment, the directory-based coherent memory includes a Main Store...
|