Match Document Document Title
7937533 Structure for handling data requests  
A design structure embodied in a machine readable storage medium for designing, manufacturing, and/or testing a design is provided. The design structure generally includes a computer system that...
7937532 Method and apparatus for speculative prefetching in a multi-processor/multi-core message-passing machine  
In some embodiments, the invention involves a novel combination of techniques for prefetching data and passing messages between and among cores in a multi-processor/multi-core platform. In an...
7934054 Re-fetching cache memory enabling alternative operational modes  
A re-fetching cache memory improves efficiency of a system, for example by advantageously sharing the cache memory and/or by increasing performance. When some or all of the cache memory is...
7934059 Method, system and computer program product for preventing lockout and stalling conditions in a multi-node system with speculative memory fetching  
A method of preventing lockout and stalling conditions in a multi-node system having a plurality of nodes which includes initiating a processor request to a shared level of cache in a requesting...
7934058 Predictive caching of assets to improve level load time on a game console  
A predictive model is used to populate a cache in a videogame system. The predictive model takes as an input a sequence of file sections that have been requested for the associated videogame thus...
7930485 Speculative memory prefetch  
A system and method for pre-fetching data from system memory. A multi-core processor accesses a cache hit predictor concurrently with sending a memory request to a cache subsystem. The predictor...
7930486 Cache chunked list concrete data type  
An embodiment of the invention provides a concrete data type and a method for providing a cached chunked list concrete data type. The method can perform steps including: storing at least one datum...
7930695 Method and apparatus for synchronizing threads on a processor that supports transactional memory  
One embodiment of the present invention provides a system that synchronizes threads on a multi-threaded processor. The system starts by executing instructions from a multi-threaded program using a...
7925865 Accuracy of correlation prefetching via block correlation and adaptive prefetch degree selection  
In the described embodiments, a method for prefetching data and/or instructions may include generating control flow information for each retired branch instruction. A correlation table may be...
7921275 Method for enabling direct prefetching of data during asychronous memory move operation  
While an asynchronous memory move (AMM) operation is ongoing, a prefetch request for data from the source effective address or the destination effective address triggers cache injection by the AMM...
7917702 Data prefetch throttle  
A system and method taught herein control data prefetching for a data cache by tracking prefetch hits and overall hits for the data cache. Data prefetching for the data cache is disabled based on...
7917701 Cache circuitry, data processing apparatus and method for prefetching data by selecting one of a first prefetch linefill operation and a second prefetch linefill operation  
Prefetch circuitry is provided which is responsive to a determination that the memory address of a data value specified by a current access request is the same as a predicted memory address, to...
7913048 Data subscribe-and-publish mechanisms and methods for producer-consumer pre-fetch communications  
A system supporting producer-consumer pre-fetch communications includes a first processor, wherein the first processor is a producer node, and a second processor, wherein the second processor is a...
7912994 Reducing connection time for mass storage class peripheral by internally prefetching file data into local cache in response to connection to host  
Techniques for reducing mount time for a peripheral device connected to an external host device are presented. In some implementations, when a connection is detected, file system data is...
7908439 Method and apparatus for efficient replacement algorithm for pre-fetcher oriented data cache  
Disclosed are a method and apparatus for replacing pre-fetched data in a pre-fetch cache. In one embodiment, each line of the pre-fetch cache will be accessed at most M times. A line accessed M...
7904661 Data stream prefetching in a microprocessor  
A method of prefetching data in a microprocessor includes identifying a data stream associated with a process and determining a depth associated with the data stream based upon prefetch factors...
7904660 Page descriptors for prefetching and memory management  
A computer system and a method for enhancing the cache prefetch behavior. A computer system including a processor, a main memory, a prefetch controller, a cache memory, a prefetch buffer, and a...
7904587 Flexibly deployable communication device facilitating interoperation between middleware  
A novel communication device (e.g., router or switch) facilitates interoperation between a plurality of middleware. The communication device has in-ports, out-ports, and a configurator. In-ports,...
7899993 Microprocessor having a power-saving instruction cache way predictor and instruction replacement scheme  
Microprocessor having a power-saving instruction cache way predictor and instruction replacement scheme. In one embodiment, the processor includes a multi-way set associative cache, a way...
7899879 Method and apparatus for a report cache in a near real-time business intelligence system  
A method of optimizing the delivery of a set of data elements from a first device to a second device. The method includes retrieving from a data source the set of data elements, including a first...
7899996 Full track read for adaptive pre-fetching of data  
Adaptively pre-fetching data includes collecting a first set of statistics based on a number of avoidable read-misses in which data exists that is prior to data being read, collecting a second set...
7895261 Method and system for preloading resources  
A method and system for preloading data is provided. Resources are preloaded on a client before they are needed by an application. Application hints and static resources lists may be used to...
7895399 Computer system and control method for controlling processor execution of a prefetech command  
A processor reads a program including a prefetch command and a load command and data from a main memory, and executes the program. The processor includes: a processor core that executes the...
7890702 Prefetch instruction extensions  
A computer system and method. In one embodiment, a computer system comprises a processor and a cache memory. The processor executes a prefetch instruction to prefetch a block of data words into...
7890942 Array value substitution and propagation with loop transformations through static analysis  
A method and system for substituting array values (i.e., expressions) in a program at compile time. An initialization of an array is identified in a loop. The initialization is an assignment of an...
7890675 Apparatus, system, and method for real time job-specific buffer allocation  
An apparatus, system, and method are disclosed for dynamically allocating buffers during the execution of a job. A plan module sets a buffer allocation plan for the job using data access history...
7890703 Cache injection using semi-synchronous memory copy operation  
A system, method, and a computer readable for inserting data into a cache memory based on information in a semi-synchronous memory copy instruction are disclosed. The method comprises determining...
7890704 Implementing an enhanced hover state with active prefetches  
A system and method for implementing an enhanced hover state with active prefetches. According to a preferred embodiment of the present invention, a snooper in a processing unit receives a...
7886112 Methods and apparatus for providing simultaneous software/hardware cache fill  
Methods and apparatus provide a hardware implemented cache refill circuit for managing at least one address translation table cache, the at least one address translation table cache containing...
7881320 Parsing data from multiple digital bitstreams  
Multiplexing data from bitstreams is described. Data status is determined for data of each of the bitstreams. Stream numbers are assigned respectively to the bitstreams, and the data of each of...
7882309 Method and apparatus for handling excess data during memory access  
A computer system includes a system memory and a processor having one or more processor cores and a memory controller. The memory controller may control data transfer to the system memory. The...
7877546 System, method, and circuit for retrieving data in data blocks into a cache memory from a mass data storage device based on a triggering event  
Upon receiving a request for one or a set of data blocks associated with a given data segment, a disk cache controller may retrieve into cache the some part of the entire data segment from a disk....
7873792 Prefetching in a virtual memory system based upon repeated accesses across page boundaries  
A system and method of improved handling of large pages in a virtual memory system. A data memory management unit (DMMU) detects sequential access of a first sub-page and a second sub-page out of...
7873793 Supporting speculative modification in a data cache  
Method and system for supporting speculative modification in a data cache are provided and described. A data cache comprises a plurality of cache lines. Each cache line includes a state indicator...
7873791 Methods and systems for incorporating improved tail cutting in a prefetch stream in TBC mode for data storage having a cache memory  
A cache management system and method monitors and controls the contents of cache memory coupled to at least one host and at least one data storage device where data-units are prefetched and stored...
7873788 Re-fetching cache memory having coherent re-fetching  
A re-fetching cache memory improves efficiency of a processor, for example by reducing power consumption and/or by advantageously sharing the cache memory. When the cache memory is disabled or...
7870342 Line cache controller with lookahead  
A memory storage system includes a line cache including a plurality of pages. A first central processing unit (CPU) accesses data stored in the pages of the line cache. A first memory device...
7865585 Systems and methods for providing dynamic ad hoc proxy-cache hierarchies  
Systems and methods of storing previously transmitted data and using it to reduce bandwidth usage and accelerate future communications are described. By using algorithms to identify long...
7865668 Two-sided, dynamic cache injection control  
A method, system, and computer program product for two-sided, dynamic cache injection control are provided. An I/O adapter generates an I/O transaction in response to receiving a request for the...
7865666 Cache memory systems and methods thereof  
Cache memory systems and methods thereof are provided. A first example cache memory system may include a central processing unit (CPU) and a first memory, a second memory positioned between the...
7860998 Methods and apparatus to increase the efficiency of simultaneous web object fetching over long-latency links  
The invention increases performance of HTTP over long-latency links by pre-fetching objects concurrently via aggregated and flow-controlled channels. An agent and gateway together assist a Web...
7861039 Distributed FIFO  
Circuits, methods, and apparatus for FIFO memories made up of multiple local memory arrays. These embodiments limit the number and length of interconnect lines that are necessary to join two or...
7856533 Probabilistic method for performing memory prefetching  
A method for preforming memory prefetching is disclosed. A stream length histogram (SLH) is initially generated based on a stream of Read and Write requests intended for a system memory. A...
7852341 Method and system for patching instructions in a shader for a 3-D graphics pipeline  
A method and system for patching instructions in a 3-D graphics pipeline. Specifically, in one embodiment, instructions to be executed within a scheduling process for a shader pipeline of the 3-D...
7844780 Priority-based memory prefetcher  
A method for preforming memory prefetching and scheduling prefetch commands inside the memory controller is disclosed. A set of prefetch commands is generated based on a stream of Read requests...
7840761 Apparatus and method for supporting execution of prefetch threads  
A processor executes one or more prefetch threads and one or more main computing threads. Each prefetch thread executes instructions ahead of a main computing thread to retrieve data for the main...
7836259 Prefetch unit for use with a cache memory subsystem of a cache memory hierarchy  
A prefetch unit for use with a cache subsystem. The prefetch unit includes a stream storage coupled to a prefetch unit. The stream storage may include a plurality of locations configured to store...
7836254 Cache injection using speculation  
A method, system, and computer program product for cache injection using speculation are provided. The method includes creating a cache line indirection table at an input/output (I/O) hub, which...
7836255 Cache injection using clustering  
A method and system for cache injection using clustering are provided. The method includes receiving an input/output (I/O) transaction at an input/output device that includes a system chipset or...
7836260 Low complexity speculative multithreading system based on unmodified microprocessor core  
A system, method and computer program product for supporting thread level speculative execution in a computing environment having multiple processing units adapted for concurrent execution of...