|
Match
|
Document |
Document Title |
|
|
7631128 |
Protocol controller for a data storage system
A data storage system having protocol controller for converting packets between PCIE format used by a storage processor and Rapid IO format used by a packet switching network. The controller...
|
|
|
7627718 |
Frozen ring cache
A processor having multiple cores and a multiple cache segments, each core associated with one of the cache segments, the cache segments interconnected by a data communication ring, and logic to...
|
|
|
7620954 |
Mechanism for handling load lock/store conditional primitives in directory-based distributed shared memory multiprocessors
Each processor in a distributed shared memory system has an associated memory and a coherence directory. The processor that controls a memory is the Home processor. Under certain conditions,...
|
|
|
7613886 |
Methods and apparatus for synchronizing data access to a local memory in a multi-processor system
Methods and apparatus provide for receiving a request from an initiating device to initiate a data transfer into a local memory for execution of one or more programs therein, the local memory being...
|
|
|
7603522 |
Blocking aggressive neighbors in a cache subsystem
A system and method for managing a cache subsystem. A system comprises a plurality of processing entities, a cache shared by the plurality of processing entities, and circuitry configured to manage...
|
|
|
7587551 |
Virtual path storage system and control method for the same
Provided is a storage system having improved access performance. The storage system includes: a hard disk drive, and a storage controller for reading/writing data from/to the hard disk drive, the...
|
|
|
7584327 |
Method and system for proximity caching in a multiple-core system
Embodiments of the invention relate to a method and system for caching data in a multiple-core system with shared cache. According to the embodiments, data used by the cores may be classified as...
|
|
|
7581066 |
Cache isolation model
One embodiment of the invention employs techniques for providing isolation for exclusivity of operation. Isolation may exist between different application and/or different threads or virtual...
|
|
|
7581064 |
Utilizing cache information to manage memory access and cache utilization
In a method of utilizing cache metadata to optimize memory access, cache metadata associated with a set of cache locations is inspected by software. The cache metadata is analyzed to determine...
|
|
|
7577690 |
Managing checkpoint queues in a multiple node system
Techniques are provided for managing caches in a system with multiple caches that may contain different copies of the same data item. Specifically, techniques are provided for coordinating the...
|
|
|
7577792 |
Heterogeneous processors sharing a common cache
A multi-core processor providing heterogeneous processor cores and a shared cache is presented.
|
|
|
7571288 |
Scalable rundown protection for object lifetime management
Object rundown protection that scales with the number of processors in a shared-memory computer system is disclosed. Prior to object rundown, a cache-aware reference count data structure is used to...
|
|
|
7571280 |
Cluster-type storage system and managing method of the cluster-type storage system
A storage system 1 includes: plural protocol transformation units 10 that transform, to a protocol within the system, a read/write protocol of data exchanged with servers 3 or hard disk...
|
|
|
7571285 |
Data classification in shared cache of multiple-core processor
In one embodiment, the present invention includes a method for determining if a state of data is indicative of a first class of data, re-classifying the data from a second class to the first class...
|
|
|
7555597 |
Direct cache access in multiple core processors
Methods and apparatus to perform direct cache access in multiple core processors are described. In an embodiment, data corresponding to a direct cache access request is stored in a storage unit and...
|
|
|
7552284 |
Least frequently used eviction implementation
Methods for a treatment of cached objects are described. In one embodiment, management of a region of a cache is configured with an eviction policy plug-in. The eviction policy plug-in includes an...
|
|
|
7549022 |
Avoiding cache line sharing in virtual machines
Avoiding cache-line sharing in virtual machines can be implemented in a system running a host and multiple guest operating systems. The host facilitates hardware access by a guest operating system...
|
|
|
7546426 |
Storage having a logical partitioning capability and systems which include the storage
A storage includes: host interface units; file control processors which receives a file input/output request and translates the file input/output request into a data input/output request; file...
|
|
|
7543042 |
Remote access method for accessing dynacache data
A method for accessing an internal dynamic cache of a Websphere-type Application Server (WAS) from an external component that includes the step of establishing a software interface component within...
|
|
|
7536511 |
CPU mode-based cache allocation for image data
An apparatus includes a central processing unit having an output to provide a status indicator, a graphics controller having an output coupleable to a display interface, a cache comprising a...
|
|
|
7536692 |
Thread-based engine cache partitioning
In general, in one aspect, the disclosure describes a processor that includes an instruction store to store instructions of at least a portion of at least one program and multiple engines coupled...
|
|
|
7529889 |
Data processing apparatus and method for performing a cache lookup in an energy efficient manner
A data processing apparatus and method are provided for performing a cache lookup in an energy efficient manner. The data processing apparatus has at least one processing unit for performing...
|
|
|
7529890 |
System, apparatus and method for facilitating on-chip testing
A system, apparatus and method enabling common memory pool tests to be conducted in a multiprocessing system by using substantially the same system components that are used during a normal mode of...
|
|
|
7526611 |
Unified processor cache model in multiprocessor system
Exemplary embodiments include a multiprocessor system including: a plurality of processors in operable communication with an address manager and an memory controller; and a unified cache in...
|
|
|
7522171 |
On-the-fly reordering of 32-bit per component texture images in a multi-cycle data transfer
A system of processing data in a graphics processing unit having a core configured to process data in hexadecimal form and other graphics modules configured to process data in quads includes a...
|
|
|
7523267 |
Method for ensuring fairness among requests within a multi-node computer system
A method to use of dual valid bit sets including a regular bit set and alternate valid bits set which prevents new requests to a given cache line from entering a multi-nodal computer systems' nest...
|
|
|
7523263 |
Storage plug-in based on shared closures
Methods for a treatment of cached objects are described. In one embodiment, a first shared closure for a first application is cached into a shared memory with a first virtual machine that is...
|
|
|
7519770 |
Disk array control device with an internal connection system for efficient data transfer
A disk array controller which includes a channel interface unit for connecting a host computer through a first type channel, a channel interface unit for connecting a host computer through a second...
|
|
|
7516168 |
Program for monitoring update activity in a data storage facility
A method and apparatus for monitoring update activity, particularly in the form of write requests, to a data storage facility, over at least one cycle to identify any write operation or update that...
|
|
|
7516277 |
Cache monitoring using shared memory
A system and method to monitor caches of at least one Java virtual machine (“JVM”). A program is operated on the at least one JVM. Objects associated with the program are cached within a local...
|
|
|
7512737 |
Size based eviction implementation
Methods for a treatment of cached objects are described. In one embodiment, management of a region of a cache is configured with an eviction policy plug-in. The eviction policy plug-in includes an...
|
|
|
7502888 |
Symmetric multiprocessor system
Systems, methods, and device are provided for symmetric multiprocessor (SMP) systems. One method embodiment includes creating a child process for each processor in the SMP. An event address...
|
|
|
7500050 |
Wise ordering for writes—combining spatial and temporal locality in write caches for multi-rank storage
A storage system has a storage controller for an array of storage disks, the array being ordered in an sequence of write groups. A write cache is shared by the disks. The storage controller...
|
|
|
7500059 |
Inter-processor communication method using a shared cache memory in a storage system
When communications among a plurality of processors employed in a network storage system are required, any of the processors initiating a communication on the transmission side issues a request to...
|
|
|
7500066 |
Method and apparatus for sharing instruction memory among a plurality of processors
A multiprocessing apparatus includes a memory and a plurality (M) of processors coupled to share the memory. Access to the memory is time-division multiplexed among the plurality of processors. In...
|
|
|
7500051 |
Migration of partitioned persistent disk cache from one host to another
A computer implemented method, data processing system, and computer usable program code are provided for migrating a persistent cache. A priming request is received at an intermediary to prime the...
|
|
|
7496726 |
Controlling contention via transactional timers among conflicting transactions issued by processors operating in insistent or polite mode
A system for controlling contention between conflicting transactions in a transactional memory system. During operation, the system receives a request to access a cache line and then determines if...
|
|
|
7493448 |
Prevention of conflicting cache hits without an attendant increase in hardware
A multiprocessor system includes a plurality of processors that share a multiple-way set-associative cache memory that includes a directory and a data array, the multiprocessor system being...
|
|
|
7487317 |
Cache-aware scheduling for a chip multithreading processor
A chip multithreading processor schedules and assigns threads to its processing cores dependent on estimated miss rates in a shared cache memory of the threads. A cache miss rate of a thread is...
|
|
|
7483035 |
Texture cache control using a data dependent slot selection scheme
Provided are methods, systems, and graphics processing apparatus, for improving graphics system performance using a data dependent slot and set selection technique for receiving texture data into...
|
|
|
7484047 |
Apparatus and method for composing a cache memory of a wireless terminal having a coprocessor
A terminal apparatus and method for controlling access by a processor and coprocessor to data buses that connect memories. The apparatus and method comprise a first flash memory connected to a...
|
|
|
7484041 |
Systems and methods for loading data into the cache of one processor to improve performance of another processor in a multiprocessor system
Systems and methods for improving the performance of a multiprocessor system by enabling a first processor to initiate the retrieval of data and the storage of the data in the cache memory of a...
|
|
|
7478200 |
Fractional caching method and adaptive contents transmitting method using the same
A fractional caching method and an adaptive contents transmitting method using the same are provided. The fractional caching method includes the steps of setting up a divided location for dividing...
|
|
|
7475193 |
Separate data and coherency cache directories in a shared cache in a multiprocessor system
A dual system shared cache directory structure for a cache memory performs the role of an inclusive shared system cache, i.e., data, and system control, i.e., coherency. The system includes two...
|
|
|
7469319 |
Methods and apparatuses for mappable shared cache management
Methods and apparatuses enable separate management of shared data structures and shared data objects referenced by the shared data structures. The shared data structures are stored in a first...
|
|
|
7457922 |
Cache line placement prediction for multiprocessor non-uniform cache architecture systems
In a multiprocessor non-uniform cache architecture system, multiple CPU cores shares one non-uniform cache that can be partitioned into multiple cache portions with varying access latencies. A...
|
|
|
7451279 |
Storage system comprising a shared memory to access exclusively managed data
A storage system includes a storage device, a shared memory, and first and second file server devices that each exclusively manages a respective portion of data stored on the storage device. During...
|
|
|
7434002 |
Utilizing cache information to manage memory access and cache utilization
In a method of optimizing utilization of a shared cache, a set of locations in the cache is probed. The probing takes place while an observed process is running, descheduled, or interrupted. It is...
|
|
|
7434001 |
Method of accessing cache memory for parallel processing processors
A method of accessing cache memory for parallel processing processors includes providing a processor and a lower level memory unit. The processor utilizes multiple instruction processing members...
|
|
|
7434006 |
Non-speculative distributed conflict resolution for a cache coherency protocol
A conflict resolution technique provides consistency such that all conflicts can be detected by at least one of the conflicting requestors if each node monitors all requests after that node has...
|