|
Match
|
Document |
Document Title |
|
|
7620033 |
Method for optimal path selection in traversal of packets through network address translators
Reduction of administrative overhead in maintaining network information, rapid convergence on an optimal routing path through the data network, and utilization of only required network resources...
|
|
|
7594087 |
System and method for writing data to and erasing data from non-volatile memory
A method and system for accessing a non-volatile memory is disclosed. The method includes writing a first stream of data to a first block of a first region of a non-volatile memory and detecting a...
|
|
|
7590796 |
System and method for power management in memory systems
A memory circuit power management system and method are provided. In use, an interface circuit is in communication with a plurality of physical memory circuits and a system. The interface circuit...
|
|
|
RE40904 |
Apparatus for generating target addresses within a circular buffer including a register for storing position and size of the circular buffer
The invention comprises a hardware constructed address generator for a circular buffer which can be of any size and be in any position in memory. The address generator calculates both an absolute...
|
|
|
7571284 |
Out-of-order memory transactions in a fine-grain multithreaded/multi-core processor
A method and apparatus for implementing out-of-order memory transactions in a multithreaded, multicore processor. In the present invention, circular queue comprising a plurality of queue buffers is...
|
|
|
7568066 |
Reset system for buffer and method thereof
A reset system for a buffer and a method thereof are disclosed. The reset system of the present invention includes a resettable flag in the buffer and a control unit. The reset method is to set the...
|
|
|
7558910 |
Detecting access to a memory location in a multithreaded environment
Various techniques for manipulating data using access states of memory, access control fields of pointers and operations, and exception raising and exception trapping in a multithreaded computer...
|
|
|
7512311 |
Data output apparatus and method with managed buffer
A data output apparatus includes a disk drive for driving a magneto-optical disk. Compressed image data recorded on the magneto-optical disk is transferred from the magneto-optical disk to an SDRAM...
|
|
|
7484061 |
Method for performing swap operation and apparatus for implementing the same
A method and apparatus is provided to enable provision of requested data within two clock cycles when performing a swap operation between an accessible memory cell and a background memory in a...
|
|
|
7475221 |
Circular buffer addressing
Methods and apparatus are provided for performing circular buffer addressing. Upper boundaries, lower boundaries, circular buffer lengths, addresses, and offsets are set to allow circular buffer...
|
|
|
7472220 |
Interface circuit system and method for performing power management operations utilizing power management signals
A memory circuit power management system and method are provided. In use, an interface circuit is in communication with a plurality of memory circuits and a system. The interface circuit is...
|
|
|
7415580 |
System for determining the position of an element in memory
A system for determining a position of an element in memory comprising a memory queue with a plurality of separate entries and propagate and generate logic in communication with the memory queue...
|
|
|
7404058 |
Method and apparatus for avoiding collisions during packet enqueue and dequeue
A method and apparatus for enqueuing and dequeuing packets to and from a shared packet memory, while avoiding collisions. An enqueue process or state machine enqueues packets for a communication...
|
|
|
7392338 |
Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits
A memory circuit power management system and method are provided. In use, an interface circuit is in communication with a plurality of memory circuits and a system. The interface circuit is...
|
|
|
7383377 |
Method and apparatus for transferring data
A pointer comparing unit determines whether a value of a writing pointer is identical to a value of a reading pointer. When it is determined that the value of the writing pointer is different from...
|
|
|
7366842 |
Creating permanent storage on the fly within existing buffers
A circular buffer having an active cache window can be configured to temporarily allocate one or more locations in the active cache as permanent memory locations to eliminate the possibility of...
|
|
|
7366831 |
Lock-free bounded FIFO queue mechanism
A system includes a processor and a size bounded first-in first-out (FIFO) memory that is connected to the processor and a display is connected to the processor. A managing process to run on the...
|
|
|
7296029 |
Environmentally responsive oscillating circular affinity index
Various embodiments of a method, apparatus and article of manufacture to manage an index are provided. A circular index, having an index size, is provided. The circular index stores information to...
|
|
|
7293132 |
Apparatus and method for efficient data storage using a FIFO memory
A first-in, first-out (FIFO) memory apparatus, a device, and a method include a memory that can store a data packet. A length of the data packet and the data packet are stored in the memory and the...
|
|
|
7289998 |
Method to update a data structure disposed in an embedded device
A method to update a data structure is disclosed. The method receives a write thread, and sets a data structure indicator to indicate that the data structure is unusable. The method creates (N)...
|
|
|
7177877 |
Method and system for externalizing conditional logic for collecting multi-purpose objects
A method and system for externalizing conditional logic for an integrated programming architecture provides a static tree structure traversed by a dynamic object collector. The tree structure...
|
|
|
7146473 |
Mechanism for ring buffering in an arbitrary-action tracing framework
A method for storing a data set having an enabled probe identification component and an associated data component in a buffer, including storing the data set at a current offset if the buffer has...
|
|
|
7146458 |
System for storing streaming information in a circular buffer by using padding block containing non-streaming information to fill a partition of the buffer
One aspect of the present invention relates to an information appliance for handling streaming information for storage in a circular buffer having a plurality of partitions defined by boundaries....
|
|
|
7139869 |
Data format for a streaming information appliance
A method is provided for handling streaming information encoded with a data structure having a data block format. The data block format includes a data block having a header portion and an end...
|
|
|
7139868 |
Streaming information appliance with buffer read and write synchronization
An information appliance receives streaming information and includes a buffer, a writer module, a reader module and a synchronizer. The buffer has a plurality of storage locations, a logical head,...
|
|
|
7130936 |
System, methods, and computer program product for shared memory queue
In summary, one aspect of the present invention is directed to a method for a shared memory queue to support communicating between computer processes, such as an enqueuing process and a dequeuing...
|
|
|
7124241 |
Apparatus and methodology for a write hub that supports high speed and low speed data rates
A write hub is described. The write hub has a plurality of registers. Each one of the registers helps generate a write address to a different memory bank from amongst a plurality of memory banks....
|
|
|
7117297 |
Method and apparatus for storing multiple entry types and ordering information using a single addressable storage array
A method and apparatus for storing and reading an entry having one of a plurality of entry types and storing order information about stored entries, using a single addressable storage array. An...
|
|
|
7113985 |
Allocating singles and bursts from a freelist
A mechanism that enables allocation and recovery of buffer resources in both burst access and single access modes of operation is presented.
|
|
|
7107394 |
Apparatus for capturing data on a debug bus
In one embodiment, an apparatus is disclosed for capturing data on a debug bus comprising N registers connected in a ring, wherein data is clocked from one register to the next in the ring in only...
|
|
|
7096321 |
Method and system for a cache replacement technique with adaptive skipping
A method, system, and program storage medium for adaptively managing pages in a cache memory included within a system having a variable workload, comprising arranging a cache memory included within...
|
|
|
7085935 |
Managing a secure environment using a chipset in isolated execution mode
A chipset is initialized in a secure environment for an isolated execution mode by an initialization storage. The secure environment has a plurality of executive entities and is associated with an...
|
|
|
7032100 |
Simple algorithmic cryptography engine
A processor architecture and instruction set is provided that is particularly well suited for cryptographic processing. A variety of techniques are employed to minimize the complexity of the design...
|
|
|
6978344 |
Shift register control of a circular elasticity buffer
A shift register is provided to monitor the difference between the read and write pulses to an elasticity buffer. The shift register essentially eliminates the need for any math functions in the...
|
|
|
6957309 |
Method and apparatus for re-accessing a FIFO location
In one embodiment, the invention is an apparatus. The apparatus includes a FIFO array having a first plurality of memory elements, each memory element having a predetermined number of bits, the...
|
|
|
6941441 |
Method and apparatus for handling cyclic buffer access
A first logical memory address identifies a first logical memory location that is outside of a logical buffer space. The first logical memory address is received and is translated into a second...
|
|
|
6941260 |
Method and apparatus for emulating a fiber channel port
Disclosed is a method and apparatus for emulating a fiber channel port. A controller is provided according to the invention that includes a fabric port and a virtual N port. The controller is...
|
|
|
6865654 |
Device for interfacing asynchronous data using first-in-first-out
A device for interfacing asynchronous data, and more particularly, a device for interfacing asynchronous data using a first-in-first-out (FIFO) for preventing cutoff in data transfer by...
|
|
|
6862653 |
System and method for controlling data flow direction in a memory system
A system and method for controlling the direction of data flow in a memory system is provided. The system comprising memory devices, a memory controller, a buffering structure, and a data flow...
|
|
|
6813658 |
Dynamic data queuing mechanism for packet networks
A dynamic data queuing mechanism for network packets is disclosed. A three-dimensional coil may be expanded or contracted in length. In addition, the size of each loop of the three-dimensional coil...
|
|
|
6807615 |
Apparatus and method for providing a cyclic buffer using logical blocks
An apparatus and method for creating and maintaining a cyclic or circular buffer are implemented using logical blocks corresponding to the physical blocks of the buffer. The logical blocks are...
|
|
|
6785798 |
Method and system for circular addressing with efficient memory usage
An apparatus generates addresses for circular address buffers in a memory, in which a higher boundary of a circular buffer is implied from the current address. This approach is applied alone, and...
|
|
|
6782447 |
Circular address register
A device and corresponding programming instructions are provided that facilitate a circular addressing process. The device is configured to provide an address output that is constrained to lie...
|
|
|
6779073 |
Memory device having a systematic arrangement of logical data locations and having plural data portals
A memory device that includes a digital storage unit having a data storage unit that stores data in a systematic arrangement, a systematic arrangement of plural data portals each provided for...
|
|
|
6772280 |
First-in first-out storage device
A first-in first-out (FIFO) storage device for storing data including continuous identical values, which is reduced in a required circuit scale and increased in a reading operation speed, and which...
|
|
|
6766411 |
Circuit for looping serial bit streams from parallel memory
A circuit for generating one or more serial bit streams includes a memory coupled to a reformatter, which is in turn coupled to a serializer for converting parallel data to serial data. The memory...
|
|
|
6725347 |
Spin-wheel SDRAM access scheduler for high performance microprocessors
A memory control unit has been developed. The control unit includes a command “spin wheel” which schedules the order of read and write commands to the memory. It also includes a read “spin...
|
|
|
6725298 |
Method and system for filter-processing by ensuring a memory space for a ring-buffer in digital signal processor
A method of managing ring-buffer memory space in a digital signal processor when processing a filter, includes releasing ring-buffer memory space previously reserved for ring-buffer data upon...
|
|
|
6725292 |
Direct memory access controller for circular buffers
A method of transferring a block of data from a first to a second circular buffer of a computer system. The method comprises notifying the DMA controller of the source and destination addresses for...
|
|
|
6647484 |
Transpose address mode in general purpose DSP processor
The present invention provides a register-indirect addressing mode using modulo arithmetic to transpose addresses for digital processing systems. The preferred systems and methods permit direct...
|