|
Match
|
Document |
Document Title |
|
|
7624234 |
Directory caches, and methods for operation thereof
A directory cache is provided with a plurality of directory entries configured to store information regarding copies of memory lines stored in a plurality of caches. The entries are divided into...
|
|
|
7624226 |
Network search engine (NSE) and method for performing interval location using prefix matching
A communication network, networking device and method is provided herein for locating (i.e., searching for) an interval of numbers i within a set of numbers N given a point P. The search algorithm...
|
|
|
7616571 |
Method and apparatus for calculating packet departure times
A traffic management processor for scheduling packets for transmission across a network includes a departure time calculator for generating a departure time for each packet, a departure time...
|
|
|
7610441 |
Multiple mode content-addressable memory
According to embodiments of the invention a multi-mode memory device is provided. The memory device includes at least one content-addressable memory (CAM). The memory device further includes a...
|
|
|
7610440 |
Content addressable memory with automated learning
A Content Addressable Memory (CAM) architecture is disclosed wherein at least part of an access key is unconditionally written to a CAM memory location. This unconditional writing is performed...
|
|
|
7606968 |
Multi-level content addressable memory
A multi-level content addressable memory (CAM) architecture compresses out much of the redundancy encountered in the search space of a single CAM, particularly for flow-based lookups in a network....
|
|
|
7606967 |
Frame transfer method and apparatus
In a frame transfer method and apparatus, a data entry into a content addressable memory is set to enable, and upon receipt of a transfer frame addressed to a first apparatus from a line bus,...
|
|
|
7603513 |
ROM-based multiple match circuit
A ROM-based multiple match system and method for producing a match signal in an addressable memory system are described. In various embodiments of the present invention, a ROM is used to generate...
|
|
|
7600071 |
Circuit having relaxed setup time via reciprocal clock and data gating
An integrated circuit includes a circuit output, a data input that receives a data signal, and a clock input that receives a clock signal. The integrated circuit further includes first and second...
|
|
|
7599361 |
Wire-speed packet management in a multi-pipeline network processor
A flow-identification content addressable memory (FICAM) comprising a row of content addressable memory (CAM) cells operable to store a first flow-identification. The first flow-identification...
|
|
|
RE40932 |
Content addressable memory (CAM) devices that perform pipelined multi-cycle look-up operations using cam sub-arrays and longest match detection
A CAM system is provided for determining which data word in a CAM array exhibits the longest continuous, unmasked match with an input data value. The input data value is divided into...
|
|
|
7584323 |
Method of generating TCAM entry and method and apparatus for searching for TCAM entry
Provided is a method of generating and searching for a single ternary content addressable memory (TCAM) entry for range search and exact-match search. First, it is determined whether an entry to be...
|
|
|
7581059 |
Controlling a searchable range within a network search engine
Controlling a searchable range within a network search engine. A CAM array is provided within the network search engine to store data values in entries having respective addresses and to compare...
|
|
|
7580675 |
Data communication apparatus functioning as ID tag and ID-tag reader and writer
A data communication apparatus includes an antenna, an analog front-end circuit, and a controller. The analog front-end circuit is connected between the antenna and the controller and includes...
|
|
|
7577785 |
Content addressable memory with mixed serial and parallel search
A mixed serial-parallel content addressable memory (CAM) includes serial CAM cells and parallel CAM cells that are arranged in multiple (N) columns and multiple (M) rows. Each row includes at least...
|
|
|
7577784 |
Full-ternary content addressable memory (CAM) configurable for pseudo-ternary operation
A ternary content addressable memory (TCAM) system and method of operating the same can enable a user to configure the system to operate as either a pseudo TCAM or full TCAM system. Control logic (...
|
|
|
7571278 |
Content access memory (CAM) as an application hardware accelerator for servers
There are provided a hardware accelerator and method for providing hardware acceleration for an application server and/or a layer 7 switch. The hardware accelerator includes a content access memory...
|
|
|
7565482 |
Method and device for scalable multiple match extraction from search data
A search engine system ( 100 ) compares search key values to stored entry values, and includes first blocks of entries ( 102 ) and second blocks of entries ( 104 ). First blocks of entries ( 102 )...
|
|
|
7565481 |
Content addressable memory (CAM) device and method for flexible suppression of hit indications
A content addressable memory (CAM) device ( 200 ) can provide for suppression of hit indications. Prioritized match indications ( 212 ) can be applied in parallel to both an encoding...
|
|
|
7565479 |
Memory with refresh cycle donation to accommodate low-retention-storage rows
In a dynamic random access memory device, refreshing each normal-retention row of storage cells once per refresh interval, refreshing each low-retention row of storage cells more than once per...
|
|
|
7562196 |
Method and apparatus for determining precedence in a classification engine
A precedence determination system including a first type memory bank configured to receive a first search signal and to provide first search result indications, a second type memory bank configured...
|
|
|
7558909 |
Method and apparatus for wide word deletion in content addressable memories
A system and method for searching and deleting segmented wide word entries in a CAM array is disclosed. A normal CAM search operation is executed to find the first word segment of a wide word. Once...
|
|
|
7555594 |
Range representation in a content addressable memory (CAM) using an improved encoding scheme
In a method and apparatus for encoding a bit field within a memory device, the bit field is encoded in a manner that requires fewer memory device entries and fewer encoded bits per entry than...
|
|
|
7555593 |
Simultaneous multi-threading in a content addressable memory
A CAM device having two execution pipelines includes control logic and a CAM core. The CAM core includes a plurality of independently searchable CAM arrays for storing CAM words. The control logic...
|
|
|
7554978 |
System for accessing content-addressable memory in packet processor
A system for accessing a content-addressable memory in a packet processing system is described. A register holds a data element having a key field. Logic derives a value of the key responsive to 1)...
|
|
|
7552275 |
Method of performing table lookup operation with table index that exceeds CAM key size
In a packet switching device or system, such as a router, switch, combination router/switch, or component thereof, a method of and system for performing a table lookup operation using a lookup...
|
|
|
7539921 |
Parity bit system for a CAM
A CAM includes a parity bit system for error detection. In one embodiment, in each CAM cell, the data portion has its own data parity bit while the status portion has an independent status parity...
|
|
|
7539813 |
Methods and apparatus for segregating a content addressable computer system
One embodiment is directed to a method of segregating one or more content addressable storage systems into a plurality of virtual pools. The virtual pools can be allocated to different content...
|
|
|
7539032 |
Regular expression searching of packet contents using dedicated search circuits
A network system includes a content search system for determining whether an input string matches a regular expression comprising an exact pattern and an inexact pattern, the content search system...
|
|
|
7539030 |
Attribute cache memory
A memory system according to one embodiment includes a plurality of content addressable word decoders, and memory cells associated with each of the word decoders. A memory system according to...
|
|
|
7530115 |
Access to content addressable data over a network
Access to content addressable data on a network is facilitated using digital information storing devices or data repositories (“silos”) that monitor broadcast data requests over the network. A...
|
|
|
7529883 |
Methods and apparatus for parsing a content address to facilitate selection of a physical storage location in a data storage system
One embodiment is a system for locating content on a storage system, in which the storage system provides a location hint to the host of where the data is physically stored, which the host can...
|
|
|
7526709 |
Error detection and correction in a CAM
An error detection and correction circuit is connected to at least one memory bank of a CAM device. During background processing (i.e., when the CAM is not performing reading, writing or searching...
|
|
|
7526603 |
High-speed low-power CAM-based search engine
The disclosed invention presents a method and apparatus to a one dimensional prefix search problem. The problem consists looking up the best match to a word out of a table of one-dimensional...
|
|
|
7523251 |
Quaternary content-addressable memory
A quaternary content-addressable memory includes multiple entries configured to match a lookup word, with each of these entries including multiple cells and with the lookup word including multiple...
|
|
|
7516271 |
Obtaining search results based on match signals and search width
Content addressable memory (CAM) in which search results such as an address code and an array match signal can be obtained for multiple search widths. The CAM includes a CAM array that can provide...
|
|
|
7516119 |
Method and apparatus for action group generation and arbitration in a classification engine
An action group arbitration system can include an action table and a search block having a first type memory portion and a second type memory portion is disclosed. The search block can provide a...
|
|
|
7496689 |
TCP/IP offload device
A TCP/IP offload network interface device (NID) is integrated with a processing device that executes a stack. The TCP/IP offload NID can either be a full TCP/IP offload device or a partial TCP/IP...
|
|
|
7490195 |
Semiconductor integrated circuit with a cache circuit configured to determine an optimal portion to stop the operation between a sense amplifier and an output circuit based on the system clock
During a period of preparation for actual operation, a reference clock is supplied to both a comparison clock input portion and a feedback clock input portion of a phase comparator while a feedback...
|
|
|
7487200 |
Method and apparatus for performing priority encoding in a segmented classification system
A digital signal processor. The digital signal processor includes a first data classification block. The first data classification block outputs a first block priority number associated with a...
|
|
|
7484063 |
Sorting method and apparatus using a CAM
Method and apparatus for using a Content Addressable Memory for sorting a plurality of data items is presented. The data items to be sorted are stored in the Content Addressable Memory. A plurality...
|
|
|
7478193 |
Method and apparatus for interconnecting content addressable memory devices
A CAM system comprising a plurality of CAM devices connected in a serial cascade arrangement, the CAMs in the cascade being connected to an adjacent CAM by a respective forwarding bus, with at most...
|
|
|
7478192 |
Network of networks of associative memory networks
Associative memory systems, methods and/or computer program products include a network of networks of associative memory networks. A network of entity associative memory networks is provided, a...
|
|
|
7467256 |
Processor having content addressable memory for block-based queue structures
Queuing command information is stored in a content addressable memory (CAM) where a queuing command for a first queue is received, the CAM is examined to determine if commands for the first queue...
|
|
|
7464217 |
Design structure for content addressable memory
A design structure for content addressable memory including a first array of memory cells, and a second array of memory cells. A search logic circuit is configured to prevent a discharge of the...
|
|
|
7464088 |
Architecture for efficient pattern match operations
A system architecture optimized for pattern match applications is provided. This system architecture includes a host computer and a pattern match accelerator (PMA), which in turn includes one or...
|
|
|
7461200 |
Method and apparatus for overlaying flat and tree based data sets onto content addressable memory (CAM) device
A content addressable memory device ( 100 ) and method can have CAM blocks ( 102 - 0 to 102 - 29 ) organized in block sections ( 104 - 0 to 104 - 6 ). In an overlay mode of operation, an...
|
|
|
7453892 |
System and method for policing multiple data flows and multi-protocol data flows
A system and method for policing one or more flows of a data stream of packets associated with differing transmission protocols. The current capacity level for each flow is determined, as is the...
|
|
|
7451268 |
Arbiter for array machine context data memory
A device comprises a plurality of interface circuits configured for communicating between a semantic processing unit and a memory and a selection circuit for selecting an interface circuit...
|
|
|
7451267 |
Method and apparatus for learn and related operations in network search engine
A search engine method and apparatus can store and update status information for each entry of a content addressable memory (CAM) array, for a learn operation, or the like. A search engine can...
|