|
Match
|
Document |
Document Title |
|
|
7318119 |
System and method for fault tolerant controller for network RAID
A fault-tolerant and efficient way of deducing a set of inconsistent stripes for a network RAID protocol, wherein clients forward input/output (I/O) to a particular controller device called the...
|
|
|
7318116 |
Control path failover in an automated data storage library
A system, a method, and a computer program product to provide a failover procedure for an automated data storage library are provided. During the operation of a data storage library, a host...
|
|
|
7315917 |
Scheduling of housekeeping operations in flash memory systems
A re-programmable non-volatile memory system, such as a flash EEPROM system, having its memory cells grouped into blocks of cells that are simultaneously erasable is operated to perform memory...
|
|
|
7315922 |
Disk array apparatus, information processing apparatus, data management system, method for issuing command from target side to initiator side, and computer product
An information processing apparatus transmits, by polling, a status verifying message to a disk array apparatus to verify a status of the disk array apparatus. The disk array apparatus attaches,...
|
|
|
7313646 |
Interfacing of functional modules in an on-chip system
An electronic system comprises an initiator module and a target module addressable by the initiator module, and an interface and control module for interfacing between respective communication...
|
|
|
7313651 |
Method and related apparatus for data migration of disk array
While performing data transfer for reading data from a source disk or disks and writing the read data to disks of a disk array, data reading is repeated until accumulated read data can be split...
|
|
|
7313644 |
Memory device interface
An interface device provided on a motherboard, or with a memory control chip set, translates between a controller, intended to communicate with a packet based memory system, and a non-packet based...
|
|
|
7310396 |
Asynchronous FIFO buffer for synchronizing data transfers between clock domains
An asynchronous FIFO buffer communicates data between first and second clock domains. The FIFO buffer includes a shift register that accepts and shifts out data at a relatively high output...
|
|
|
7310699 |
Mass storage accelerator
A data storage device is provided. A disk device is combined with a non-volatile memory device to provide much shorter write access time and much higher data write speed than can be achieved with a...
|
|
|
7305498 |
Circuit for transmitting electronic signals on a status of connectivity of an electronic device
A circuit ( 11 ) utilizing a serial advanced technology attachment (ATA) interface for transmitting connectivity signals from the serial ATA interface to a controller ( 10 ) in order for the...
|
|
|
7305525 |
Memory system for network broadcasting applications and method for operating the same
A memory system for network broadcasting applications, such as video/audio applications, has at least one memory which is divided into a plurality of addressable memory units, which have a...
|
|
|
7302516 |
Apparatus and method of moving picture encoding employing a plurality of processors
A shared storage section 2 stores: moving picture data which is split in sequences, data necessary for encoding each sequence, and a processing state of each sequence. Based on the processing...
|
|
|
7302534 |
Dual media storage device
A dual media storage device is provided. Two separate non-volatile mass storage devices, one having a faster access time and a lower capacity than the other, are combined into a single system. A...
|
|
|
7299321 |
Memory and force output management for a force feedback system
Methods and apparatus for efficient management of memory and force output in a force feedback system including a host computer and a force feedback device. A representation of device memory is...
|
|
|
7299266 |
Memory management offload for RDMA enabled network adapters
A method, computer program product, and distributed data processing system for memory management. Memory regions are registered and have access rights and Protection domains associated with them in...
|
|
|
7299306 |
Dual numerically controlled delay logic for DQS gating
Presented herein is a scheme for reducing the likelihood of erroneous DQS signals. Logic is incorporated proximate to a memory controller and receives a signal indicating a read request and a DQS...
|
|
|
7293141 |
Cache word of interest latency organization
Techniques for improving cache latency include distributing cache lines across regions of the cache having various latencies. The latencies of the regions may vary as a function of the distance...
|
|
|
7292969 |
Method and system for simulating performance on one or more data storage systems
This invention is a system and method for determining configuration or simulating performance of one or more data storage systems. This invention may be used in many useful ways including for...
|
|
|
7293285 |
Method and system for providing field scalability across a storage product family
Methods and systems for upgrading a storage library of a product line having a hardware component such as a storage array operable to run at low and high operating levels in which the hardware...
|
|
|
7293148 |
Method for reliably verifying a memory area of a microcontroller in a control unit and control unit having a protected microcontroller
A method is provided for controlling a microcontroller in a control unit in a motor vehicle, having a processor core, at least one read-only memory area and at least one rewritable memory area, at...
|
|
|
7289684 |
Moving picture processing apparatus
A moving picture processing apparatus in which a buffer residual amount of a buffer module which buffers a plurality of image data which are inputted from the outside is monitored by a storing...
|
|
|
7290097 |
Nonvolatile memory
It is aimed to detect, notify, and save an abnormal area in semiconductor memory for greatly improving reliability. An inside of semiconductor memories provided for a memory card comprises a user...
|
|
|
7290080 |
Application processors and memory architecture for wireless applications
In one embodiment, the invention provides a method for accessing memory. The method comprises sending memory transactions to a memory sub-system for a first processor to an intermediate second...
|
|
|
7290093 |
Cache memory to support a processor's power mode of operation
A system, method, and apparatus for a cache memory to support a low power mode of operation.
|
|
|
7290125 |
Method for scheduling launch a computer system based upon a time of timed power-on partition of logical partitions
Methods, systems, and media for timed power-on in a logically partitioned environment are disclosed. Embodiments may disclose determining a time period based upon a time to launch a partition and a...
|
|
|
7290088 |
System and method for coercion of disk drive size for use in a RAID volume
The present invention is a method for coercing disk drive capacity in a RAID configuration. The method includes the step of determining actual disk drive capacities of a first disk drive and a...
|
|
|
7290096 |
Full access to memory interfaces via remote request
A system and method for enabling a processor to access a memory not directly coupled to the processor. A memory request, including a request identifier field, is issued by a processor to a local...
|
|
|
7287115 |
Multi-chip package type memory system
A multichip package type memory system is disclosed, which comprises a plurality of types of memory integrated circuits which are provided in a memory system in a package having an internal bus,...
|
|
|
7287130 |
Storage medium on which data can be further written after finalization and apparatus and method for recording and reproducing data using the storage medium
A storage medium and an apparatus and a method for recording and reproducing data using the storage medium are provided where additional data is recorded after finalization. The storage medium...
|
|
|
7284072 |
DMA engine for fetching words in reverse order
Presented herein is a direct memory access engine for providing data words in the reverse order. The data words are fetched in batches comprising a predetermined number of data words starting from...
|
|
|
7284106 |
Method and apparatus for protecting internal memory from external access
Method and apparatus for protecting internal memory from external access. A method for protecting a memory space from external access is provided. A plurality of lock bits are stored in a location...
|
|
|
7281099 |
Computer system and a method of replication
In a cluster-structured disk subsystem, when creating a volume for an online backup separately from a volume for a normal I/O, it is desirable to be able to achieve such a creation for any volume...
|
|
|
7281104 |
System and method for online data migration
A method of changing storage drive contents includes changing, in an operating system, a main storage driver to create a virtual storage driver, wherein the virtual storage driver redirects access...
|
|
|
7275112 |
Efficient serialization of bursty out-of-order results
A method, apparatus, and computer program product includes serially receiving, from a source, a plurality of forward messages each addressed to one of a plurality of destinations; receiving a...
|
|
|
7272455 |
Remote controlling device, program and system with control command changing function
A control device for controlling a control target device includes a control content acquisition unit, a recognition unit, a device control unit, and a communication unit. The control content...
|
|
|
7269691 |
Electronic device for managing removable storage medium, method and storage medium therefor
A device for managing removable storage media includes a first management unit and a control unit. The first management unit is adapted to update first media management information which is held in...
|
|
|
7269631 |
Architecture for parallel distributed table driven I/O mapping
The present invention provides a system and method for creating virtualized storage in a storage area network using distributed table-driven input/output mapping. The present invention distributes...
|
|
|
7269699 |
Method and memory system having mode selection between dual data strobe mode and single data strobe mode with inversion
A memory system and a method of reading and writing data to a memory device selectively operate in both a single DQS mode with data inversion, and in a dual DQS mode. The device and method employ...
|
|
|
7266622 |
Method, computer program product, and system for automatic application buffering
A buffer accessible by an application executing under an application server in a first address space is managed by a database adapter executing in a second address space. A data request from the...
|
|
|
7266026 |
Symbol frequency leveling in a storage system
Methods and apparatus for transforming data into a format which may be efficiently stored in a non-volatile memory are disclosed. According to one aspect of the present invention, a method for...
|
|
|
7263579 |
Integrated circuit capable of pre-fetching data
A method according to one embodiment may include retrieving selected data from one or more mass storage devices, based at least in part on historical device access information of at least one...
|
|
|
7263468 |
Method for storing access record in network communication device
A method of storing a data access record is described. The method of storing the records employs a micro control unit (MCU) to execute the control steps of the data access records and store the...
|
|
|
7263019 |
Serial presence detect functionality on memory component
Methods and apparatus for accessing serial presence detect data are provided. For some embodiments, serial presence detect logic is incorporated in memory devices, eliminating the need for a...
|
|
|
7260680 |
Storage apparatus having microprocessor redundancy for recovery from soft errors
There is provided a storage apparatus, which can continue processes to a host without making it recognize any soft errors as failure even if the errors occur in its microprocessor. The storage...
|
|
|
7260660 |
Flow control by supplying a remote start bit onto a single-wire bus
A single-wire communication bus couples a transmitting device to a UART in a receiving device. Flow control circuitry in the UART fills a transmit memory buffer with remote data. The UART supplies...
|
|
|
7260656 |
Storage system having a plurality of controllers
A storage system having a plurality of disk controllers for accepting computer access through a SAN, and a plurality of file servers for accepting computer access through a LAN. The disk...
|
|
|
7260670 |
Non-volatile semiconductor memory device and electric device with the same
A non-volatile semiconductor memory device including: a plurality of cell arrays each having electrically rewritable and non-volatile memory cells arranged therein; a plurality of page buffers...
|
|
|
7260682 |
Cache memory usable as scratch pad storage
A processor adapted to couple to external memory. The processor comprises a controller and data storage. The data storage is usable to store local variables and temporary data and is configurable...
|
|
|
7257666 |
Method of writing, erasing, and controlling memory for memory device
Data transferred from a host computer to a memory device is written into sectors whose addresses in a memory area are decoded by a decode table. Old data to be updated by the above data is erased...
|
|
|
7257677 |
Data image cache used in testing
The present invention is directed to a system and method of testing using a data image cache. An image server is coupled to one or more test beds to perform testing and/or debug operations on one...
|