|
Match
|
Document |
Document Title |
|
|
7624244 |
System for providing a slow command decode over an untrained high-speed interface
A memory system for providing a slow command decode over an untrained high-speed interface. The memory system includes a memory system having a memory interface device, an untrained high-speed...
|
|
|
7620750 |
Time budgeting by determining status of a streaming buffer during an autonomous non-data transfer operations in drive units
Between data accesses to a storage medium, requested by an initiator, a logical unit may need to perform autonomous operations. The logical unit receives information from the initiator to allow the...
|
|
|
7613848 |
Dynamic stabilization for a stream processing system
Disclosed are a method, upstream processing node, and computer readable medium for dynamically stabilizing a stream processing system. The method includes receiving at least one computing resource...
|
|
|
7606960 |
Apparatus for adjusting a clock frequency of a variable speed bus
An embodiment involves throttling a bus frequency based upon incoming arbitration requests from units or devices coupled to a bus. Arbitration circuitry monitors request rates from each requestor...
|
|
|
7606952 |
Method for operating serial flash memory
A transmission method for a serial periphery interface (SPI) serial flash includes the steps of providing a first system clock signal and transmitting a plurality of data strings with each two bits...
|
|
|
7600060 |
Memory system and method for setting data transmission speed between host and memory card
A memory system includes a host and an electronic circuit card that can be inserted into the host and electrically connected to the host. If the electronic circuit card is inserted into the host,...
|
|
|
7599753 |
Systems and methods for running priority-based application threads on a realtime component
Systems and methods for processing data from priority-based operating system threads within a realtime component are described. The component submits blank buffers to hardware. The component...
|
|
|
7596644 |
Transmit rate pacing system and method
System and method of a pace engine for governing the different transmission rates tailored for different connections by rate pacing a plurality of queues are described. Roughly described, the pace...
|
|
|
7584315 |
Integrated circuit monitoring an internal signal converted from an analog input signal
An integrated circuit includes: a signal processor, which receives an input signal and generates a processed signal, representing processing information obtained by subjecting the input signal to...
|
|
|
7584311 |
Elasticity buffer restarting
An elasticity buffer has a reset input that, when activated, causes the elasticity buffer to temporarily cease operation. When the reset input bit is released, the elasticity buffer may resume...
|
|
|
7581041 |
Methods and apparatus for high-speed serialized data transfer over network infrastructure using a different protocol
An apparatus for transmitting data across a high-speed serial bus includes an IEEE 802.3-compliant PHY having a GMII interface; an IEEE 1394-compliant PHY in communication with the IEEE...
|
|
|
7570727 |
Data transmission controller and sampling frequency converter
In a data transmission controller apparatus, a first-in first-out storage stores newly inputted data in response to a write request signal, and reads and outputs the stored data which has been...
|
|
|
7562185 |
Accessing a storage medium using dynamic read statistics
A method and system for accessing a storage medium that factors in read statistics of previous reads of the storage medium is provided. An access system tracks read statistics generated from...
|
|
|
7543089 |
Adaptive input/output bus sharing method to improve performance of SCSI/SAS clusters
According to various illustrative embodiments of the present invention, a method for adaptive cluster input/output control includes starting a nonessential input/output operation using a first...
|
|
|
7529849 |
Reduction of message flow between bus-connected consumers and producers
A system, method, and computer readable medium for reducing message flow on a message bus are disclosed. The method includes determining if at least one logical operator in a plurality of logical...
|
|
|
7519057 |
System and method for communicating using a multiserver platform
Aspects of the invention include receiving a first packet from a first of a plurality of blade servers at a first data rate and determining a second blade server that may receive the first packet....
|
|
|
7512766 |
Controlling preemptive work balancing in data storage
A storage network control apparatus is operable to present virtualized storage to a host system and includes a monitoring component, an analysis component, a detection component, and a migration...
|
|
|
7506085 |
System and method for sending data across a bus cable having in-band and side-band signal conductors
A method and apparatus for sending data. One exemplary embodiment may be a method comprising sending a data rate synchronization pulse from drive controller in a computer system to a storage device...
|
|
|
7475168 |
Various methods and apparatus for width and burst conversion
Methods and apparatuses are described for a communication system. The communication system may include one or more initiator agents, where each agent couples to its own Intellectual Property core....
|
|
|
7467263 |
Storage system, management apparatus & method for determining a performance problem using past & current performance values of the resources
A highly-reliable system, a management apparatus and method that can enhance the reliability of a storage system is provided. The present invention provides a storage system having a higher level...
|
|
|
7464202 |
Clock system for controlling autonomous transfer of data
A system that controls the application of a clock signal used to autonomously transfer data from a remote device to a host device. The clock signal can be allowed to continually cycle for legacy...
|
|
|
7461187 |
Bus system and data transfer method
A bus system which transfers data from a first device to a second device includes a holding unit which holds data input from the first device, and a selecting unit which selects whether to output...
|
|
|
7457977 |
Synchronization of firmware signal updates to regular clock frequency
The present invention provides a method and apparatus for improving the synchronization of timing signals in a system where firmware is being employed. In particular, the present invention enables...
|
|
|
7454540 |
Data transferring system and electronic apparatus
A data transferring system based on the PCI Express standard in which power saving is realized is disclosed. In the data transferring system, a data transferring device transfers image data based...
|
|
|
7454538 |
Latency insensitive FIFO signaling protocol
Data from a source domain operating at a first data rate is transferred to a FIFO in another domain operating at a different data rate. The FIFO buffers data before transfer to a sink for further...
|
|
|
7444445 |
Selectively adjusting signal compensation parameters and data rate for transmission of data through a smart cable
A data storage domain is provided to determine a set of signal conditioning parameters for data being transmitted over smart cables in a data storage domain between an SAS switch and SAS expanders...
|
|
|
7428624 |
Host computer system and storage system having a bandwidth management function for storage volumes
Provided is a computer system including a plurality of data storage apparatus and manages a bandwidth of a data storage apparatus according to an attribute of a storage volume. A storage system...
|
|
|
7418532 |
Data transfer device, data transfer system, and data transfer method
A transfer start/end detecting section detects timing at which a DMARQ signal becomes an H level or an L level. A transfer time-measuring section measures a transfer time during which data transfer...
|
|
|
7409474 |
Method and system for rate adaptation
A media access controller, which includes an output buffer and a clock controller, is provided. The output buffer includes a first and second clock input. The first clock is configured to control...
|
|
|
7406548 |
Systems and methods for responding to a data transfer
Systems and methods for responding to a data transfer are disclosed. One embodiment comprises a method that includes the following steps: determining a sustainable data transfer rate for data...
|
|
|
7404017 |
Method for managing data flow through a processing system
A method, apparatus and program storage device for managing dataflow through a processing system is disclosed. A buffer monitor maintains and monitors a buffer full threshold to control the write...
|
|
|
7395366 |
System, method, and apparatus for connecting USB peripherals at extended distances from a host computer
An apparatus, method, and system for coupling a host computer to a peripheral device over an extended distance. In one example, a first hub is provided for coupling with the host computer, the...
|
|
|
7389374 |
High latency interface between hardware components
A computer program is stored on a computer-readable medium and executed by a processor and performs a method of transmitting and receiving signals between a hard disk controller and a read channel....
|
|
|
7383372 |
Bus system, station for use in a bus system, and bus interface
The invention relates to a bus system comprising a first station and a second station coupled by a bus for transferring signals. The bus is arranged to operate according to a protocol in which said...
|
|
|
7376767 |
Distributed buffering system having programmable interconnecting logic and applications thereof
A distributed buffering system includes at least one input buffer, at least one serializing module, a at least one deserializing module, at least one output buffer, and a programmable logic device....
|
|
|
7363401 |
Method and apparatus for controlling bus transactions depending on bus clock frequency
A method and apparatus is presented that can provide first and second windows for driving data onto a bus in dependence on bus clock frequency. In one example, the speed of the bus clock is...
|
|
|
7343451 |
Disk array device and remote copying control method for disk array device
Various types of resources of the disk array device are divided for respective users and communications resources used in remote copying are appropriately assigned to the users so that functional...
|
|
|
7334057 |
Method and device for transmission of video data
A video device is provided that reduces an original frame rate of video frames by grabbing only every n th video frame and substantially restoring the original video frame rate by reproducing a...
|
|
|
7305501 |
Portable computer system having LCD monitor for selectively receiving video signals from external video signal input from external computer
A portable computer system includes a portable computer equipped with a graphic chip, and an LCD monitor receiving a video signal from the graphic chip and displaying the video signal. The portable...
|
|
|
7287107 |
Method and apparatus for passive PCI throttling in a remote server management controller
The disclosed embodiments relate generally to remote server management technology. More particularly, the embodiments relate to improving the ability of remote server management tools to snoop...
|
|
|
7286548 |
Method and apparatus for multicast multiple prefetch
A method and apparatus for multicast multiple prefetch is described. A method in a network element comprises queuing a set of one or more prefetch requests, wherein a subset of the set of prefetch...
|
|
|
7281066 |
Memory access system including support for multiple bus widths
A direct memory access system consists of a direct memory access controller establishing a direct memory access data channel and including a first interface for coupling to a memory. A second...
|
|
|
7263572 |
Bus bridge and data transfer method
In response to a direct memory access (DMA) request, a direct memory access controller (DMAC) performs reading at a host side at which a high-speed bus master is arranged. A bus bridge sends a...
|
|
|
7260734 |
Method and circuit for transmitting data between systems having different clock speeds
In order to carry out an equidistant data transfer between clock domains having different clock rates, a combination of a counter ( 1 ) and a finite state machine ( 2 ) is proposed. Said counter (...
|
|
|
7254652 |
Autonomic configuration of port speeds of components connected to an interconnection cable
The present invention provides a method and computer program product for reading an encoded cable speed/length value contained within an interconnection cable to set the interconnection speed of...
|
|
|
7254647 |
Network for decreasing transmit link layer core speed
A processor includes a core for providing speed reduction in communications between a transmission media and a processor having an upper link layer in a parallel-serial architecture. The core...
|
|
|
7251715 |
Double data rate scheme for data output
Systems, devices, and methods for a double data rate memory device includes a storage element, a first pipeline, and a second pipeline. The pipelines are connected to the storage unit to pass or...
|
|
|
7234007 |
Adjustable elasticity FIFO buffer have a number of storage cells equal to a frequency offset times a number of data units in a data stream
A method of processing a data stream through a buffer is performed in accordance with a write clock and a read clock. The buffer has a plurality of sequentially numbered storage cells. The method...
|
|
|
7222199 |
Circuit and method for transferring low frequency signals via high frequency interface
An interface operates at an operating frequency. The interface includes transmitters and receivers that operate within the operating frequency of the interface. The interface also includes circuit...
|
|
|
7219177 |
Method and apparatus for connecting buses with different clock frequencies by masking or lengthening a clock cycle of a request signal in accordance with the different clock frequencies of the buses
A method and an apparatus in a computer system for connecting buses with different clock frequencies are provided. The method comprises receiving a request transmitted from a master to a slave. If...
|