|
Match
|
Document |
Document Title |
|
|
8135896 |
Serial peripheral interface and method for data transmission
A serial peripheral interface of an integrated circuit including multiple pins and a clock pin is provided. The pins are coupled to the integrated circuit for transmitting an instruction, an...
|
|
|
8117360 |
On-vehicle electronic control device
An on-vehicle electronic control device 100A serially transmits A/D conversion data of plural channels from a second control circuit unit 300A including a multichannel A/D converter 204A to a...
|
|
|
8095695 |
Control apparatus for process input-output device
A control apparatus for an input-output device includes a hardware part and a software part, in which a controller in the hardware part carries out a control operation in accordance with a signal...
|
|
|
8065448 |
DMA control system, printing apparatus, transfer instruction method and computer readable medium
A DMA control system includes: a plurality of DMA control units that are controlled in a manner that, while one of the plurality of DMA control units use a transmission path, the other DMA control...
|
|
|
8015428 |
Processing device and clock control method
A processing device comprises an interface and its control circuit for performing data transfer in synchronization with an external clock, an internal oscillator, and an interface and its control...
|
|
|
7971011 |
Remote copy method and storage system
A remote copy method for copying data within a first storage apparatus to a second storage apparatus via a network, includes transmitting data from the first storage apparatus in units of first...
|
|
|
7953909 |
Storage system comprising power saving function
A storage system constituted such that power saving to an administrator-desired storage device can be performed from a management device. That is, the storage system comprises a power-saving...
|
|
|
7953908 |
High throughput pipelined data path
Methods and apparatus to provide a high throughput pipelined data path are described. In one embodiment, an apparatus may include three stages to process inbound data packets, e.g., to align one or...
|
|
|
7934202 |
Active execution tracing
Visualization for active execution tracing pertains to one or more tools used to capture and analyze events leading to a point-of-failure during execution of a function or at least a portion of an...
|
|
|
7925799 |
Serial ATA interface control circuit and power management method wherein start and completion of data transfer is monitored during DMA operations using memory control unit
A serial ATA interface interfaces an ASIC with a HDD. A transfer start monitoring unit monitors start of data transfer between the ASIC and the HDD and a transfer completion monitoring unit...
|
|
|
7921252 |
USB integrated bidirectional digital isolator channel across an interface between two USB devices
An interface between USB devices employs isolation techniques to provide electrical isolation of a USB signal for transmission of the USB signal between the devices. Unidirectional isolator...
|
|
|
7899968 |
USB integrated bidirectional digital isolator channel across an interface between two USB devices
An interface between USB devices employs isolation techniques to provide electrical isolation of a USB signal for transmission of the USB signal between the devices. Unidirectional isolator...
|
|
|
7898500 |
Auxiliary display within a primary display system
An auxiliary processing state of a computing device provides an auxiliary display within a primary display device of the computing device. As such, a computing device can switch from a primary...
|
|
|
7895375 |
Data transfer apparatus and data transfer method
A Direct Memory Access (DMA) controller issues a read request to read data stored in a cache memory and sends a cache controller the read request via a bridge chip. When a response time monitored...
|
|
|
7877592 |
System and methods for efficient and cooperative operating system switching
A method and apparatus is disclosed herein for performing operating system (OS) switching. In one embodiment, the method comprising enabling a plurality of operating systems to run concurrently on...
|
|
|
7870311 |
Preemptive packet flow controller
Described is a system to control a flow of packets to and from an electronic processor which includes a packet processor engine programmed to interpret the packets from a packet memory, and to...
|
|
|
7865854 |
Simultaneous parameter-driven and deterministic simulation with or without synchronization
A method for allowing simultaneous parameter-driven and deterministic simulation during verification of a hardware design, comprising: enabling a plurality of random parameter-driven commands from...
|
|
|
7831750 |
Method, apparatus and software for processing input or output requests for a mirrored storage volume
A method, apparatus and software is disclosed for processing input/output (I/O) requests for a mirrored storage volume in recovery mode in which the processing of normal I/O is optimised using the...
|
|
|
7822892 |
Managing the copying of writes from primary storages to secondary storages across different networks
Provided are a method, system, and article of manufacture for managing the copying of writes from primary storages to secondary storages across different networks. Information is maintained on a...
|
|
|
7818479 |
Interface apparatus and packet transfer method
A device interface circuit unit transfers a command and data in packet format between the unit and the host. A transport layer is provided with a receive FIFO, a command detection circuit and a...
|
|
|
7797468 |
Method and system for achieving fair command processing in storage systems that implement command-associated priority queuing
In certain, currently available data-storage systems, incoming commands from remote host computers are subject to several levels of command-queue-depth-fairness-related throttles to ensure that all...
|
|
|
7788438 |
Multi-input/output serial peripheral interface and method for data transmission
A multi-input/output serial peripheral interface of an integrated circuit includes many pins coupled to the integrated circuit. The integrated circuit receives an instruction under a control of...
|
|
|
7783787 |
System and method for reprioritizing high-latency input/output operations
A mechanism for reprioritizing high-latency input/output operations in a file system is provided. The mechanism expands a file access protocol, such as the direct access file system protocol, by...
|
|
|
7739419 |
Data transfer control device and electronic instrument
A data transfer control device includes a PATA I/F connected to a PATA bus, an SATA I/F connected to an SATA bus, and a sequence controller that controls a transfer sequence. The PATA I/F includes...
|
|
|
7721026 |
Interface controller, method for controlling read access, and information processing apparatus provided with the interface controller
An interface controller connected to a read request device which performs a read request to a storage device stored with data, includes a receiving buffer which stores a read response of said...
|
|
|
7702829 |
Method, system, and computer program product for reading data from a storage controller in a storage area network
This invention relates to a method, system and computer program product for reading data from a storage controller in storage area network. A read data instruction is received from an application...
|
|
|
7702824 |
Computer system and method for performing low impact backup operations
A system and method for low impact backup. In one embodiment, a method may comprise monitoring utilization of a system resource and a data management process selectively performing I/O operations...
|
|
|
7698544 |
Automatic halting of a processor in debug mode due to reset
Disclosed herein is a system and method of operating a processor before and after a reset has been asserted. Prior to a reset being asserted the processor operates in one of a plurality of states...
|
|
|
7694026 |
Methods and arrangements to handle non-queued commands for data storage devices
Methods and arrangements to handle non-queued commands for data storage devices, such as Parallel and Serial ATA hard drives, are disclosed. Embodiments may comprise a host and/or a data storage...
|
|
|
7689743 |
Data copy system apparatus and method
An apparatus, system, and method are disclosed for copying data. The present invention includes a data storage subsystem that supports fast replication and a host system that communicates a fast...
|
|
|
7664884 |
Media drive that creates a transfer unnecessary period, and power saving method thereof
Embodiments of the present invention provide a media drive that is intended for reduction in power consumption required for serial communications to/from a host, and a power saving method thereof....
|
|
|
7664902 |
Extended SD and microSD hosts and devices with USB-like high performance packetized interface and protocol
An extended Secure-Digital (SD) card has a second interface that uses some of the SD-interface lines. A card-detection routine on a host can initially use the SD interface to detect extended...
|
|
|
7657687 |
Memory card controller, memory card drive device, and computer program
A memory card controller is provided with a clock start/end control unit that suspends supply of a clock signal to the memory card when a data amount transferred from the memory card as a result of...
|
|
|
7636803 |
Device and method for transferring data between devices
A device and method for transferring data is disclosed that facilitates data transfers between devices having different clock domains. The data transfer from one device to another occurs through a...
|
|
|
7636828 |
Method for automatic adjustment of timing of double data rate interface
Timing of a write and read strobes for a memory having a double data rate (DDR) interface are automatically adjusted using write-read operations. A first and a second value of the write and read...
|
|
|
7613841 |
Systems and methods for reducing data storage in devices using multi-phase data transactions
Systems and methods for enforcing in-order execution of commands sent from a master device to a slave device, where it is not necessary to provide a data buffer to store data associated with...
|
|
|
7603673 |
Method and system for reducing context switch times
An apparatus for managing resource in a multithreaded system, and attempting to increase the speed in which task switching occurs by controlling when thread state is stored to memory. The apparatus...
|
|
|
7584312 |
Data processing apparatus having improved buffer management
A data processing apparatus stops a supply of data to a buffer when the buffer becomes full, and thereafter performs processing such as moving to a low-power mode and switching execution tasks. The...
|
|
|
7562169 |
Video and audio front end assembly and method
A Video and Audio Front End Assembly and Method. The device and method of this invention takes advantage of the hardware improvements available in personal computing machines that enable higher...
|
|
|
7548998 |
Modifying host input/output (I/O) activity to allow a storage drive to which I/O activity is directed to access requested information
Provided are a method, system, and article of manufacture to process communications between a host and storage drive having a storage media. An Input/Output (I/O) request is received from the host...
|
|
|
7447805 |
Buffer chip and method for controlling one or more memory arrangements
A buffer chip having a first data interface for receiving a data item which is to be written and for sending a data item which has been read, having a conversion unit for parallelizing the received...
|
|
|
7403957 |
Image forming apparatus having control codes and rewrite control method for the same
In an image forming apparatus for forming an image in accordance with control codes stored in a plurality of memory media, when the control codes stored in the plurality of memory media to control...
|
|
|
7379418 |
Method for ensuring system serialization (quiesce) in a multi-processor environment
A method of ensuring system serialization in a multiprocessor multi-nodal environment is used to force all processors in a multiprocessor environment to temporarily suspend operations while one...
|
|
|
7376793 |
Cache coherence protocol with speculative writestream
A system and method for performing speculative writestream transactions in a computing system. A computing system including a plurality of subsystems has a requesting subsystem configured to...
|
|
|
7343451 |
Disk array device and remote copying control method for disk array device
Various types of resources of the disk array device are divided for respective users and communications resources used in remote copying are appropriately assigned to the users so that functional...
|
|
|
7340621 |
Power conservation techniques for a digital computer
A computer capable of playing real time applications includes a processing circuit configured to operate in a first power state, a second power state, and a third power state where the processing...
|
|
|
7321945 |
Interrupt control device sending data to a processor at an optimized time
An interrupt control device for issuing interrupts to a central processing unit (CPU) includes an object acquiring unit for acquiring data or resource(s) for use by the CPU and an interrupt issuing...
|
|
|
7290065 |
Method, system and product for serializing hardware reset requests in a software communication request queue
A system, method, and product are disclosed in a data processing system for serializing hardware reset requests in a software communication request queue in a processor card. The processor card...
|
|
|
7287107 |
Method and apparatus for passive PCI throttling in a remote server management controller
The disclosed embodiments relate generally to remote server management technology. More particularly, the embodiments relate to improving the ability of remote server management tools to snoop...
|
|
|
7266708 |
System for idling a processor pipeline wherein the fetch stage comprises a multiplexer for outputting NOP that forwards an idle signal through the pipeline
A processor disclosed herein comprises a clock configured to drive clock signals and a processor pipeline having a plurality of stages. The processor includes processor idling circuitry, which is...
|