|
Match
|
Document |
Document Title |
|
|
7613848 |
Dynamic stabilization for a stream processing system
Disclosed are a method, upstream processing node, and computer readable medium for dynamically stabilizing a stream processing system. The method includes receiving at least one computing resource...
|
|
|
7606979 |
Method and system for conservatively managing store capacity available to a processor issuing stores
Method and system for conservatively managing store capacity available to a processor issuing stores are provided and described. In particular, a counter mechanism is utilized, whereas the counter...
|
|
|
7603495 |
Method of and device for changing an output rate
This invention relates to a method and system for changing an output rate of information for a buffer ( 3 ) with a constant first output rate (R 1 ) which receives output data from a data source (...
|
|
|
7596643 |
Storage subsystem with configurable buffer
A storage subsystem includes a variable-size write buffer that temporarily stores write data received from a host system. The storage subsystem is capable of adjusting the size of the write buffer...
|
|
|
7594048 |
Determining transit time across an asynchronous FIFO memory by measuring fractional occupancy
Measuring transit time across an asynchronous first-in-first-out (FIFO) memory can include sampling an indication of a value of a read pointer of the FIFO memory at a sampling frequency that...
|
|
|
7590803 |
Cache eviction
Described herein are methods and apparatus, including computer program products, that implement cache eviction for runtime systems. A computer program product can cause a data processing apparatus...
|
|
|
7587532 |
Full/selector output from one of plural flag generation count outputs
A method and apparatus for adaptive buffer sizing adjusts the size of the buffer at different levels using a “high water mark” to different levels for different system conditions. The high...
|
|
|
7581043 |
Dynamic buffer size allocation for multiplexed streaming
A method and disc drive are disclosed that employ dynamic buffer size allocation for handling multiple data streams, such as time-sensitive audio/video data. The method involves allocating a...
|
|
|
7567508 |
Method and system for providing delay bound and priortized packet dropping
A method and system for providing delay bound and prioritized packet dropping are disclosed. The system limits the size of a queue configured to deliver packets in FIFO order by a threshold based...
|
|
|
7565460 |
Information processing apparatus and method for handling packet streams
A control machine which uses a data amount stored in an FIFO as a trigger and allows a DMA transfer to be started according to a capacity of the FIFO allows a control machine for preparing for the...
|
|
|
7558889 |
Accessing a collection of data items in a multithreaded environment
Various techniques for manipulating data using access states of memory, access control fields of pointers and operations, and exception raising and exception trapping in a multithreaded computer...
|
|
|
7558656 |
Vehicle data recording device
Provided is a vehicle data recording device in which detection values of an acceleration sensor 210 and an driving status detecting sensor 220 are periodically and continuously recorded in a...
|
|
|
7546400 |
Data packet buffering system with automatic threshold optimization
Data packet buffering system comprising a data buffer for buffering data packets, a first counter ( 24 ) preloaded with the data packet size ( 32 ) and decremented at each read clock signal of a...
|
|
|
7539816 |
Disk control device, disk control method
A disk control device stores write requests from a cache memory or reads commands from a host in a queue for a disk drive in chronological order. When the number of write requests stored in the...
|
|
|
7536488 |
Buffer controller and management method thereof
The invention provides a new linked structure for a buffer controller and management method thereof. The allocation and release actions of buffer memory can be more effectively processed when the...
|
|
|
7535789 |
Circuits and methods of concatenating FIFOs
Circuits and methods of concatenating first-in-first-out memory circuits (FIFOs). A concatenated FIFO includes first and second FIFOs. The data output terminals of the first FIFO are coupled to the...
|
|
|
7533238 |
Method for limiting the size of a local storage of a processor
A method for limiting the size of a local storage of a processor is provided. A facility is provided in association with a processor for setting a local storage size limit. This facility is a...
|
|
|
7533192 |
Task scheduling method in case of simultaneous transfer of compressed data and non-compressed data
The invention provides a task scheduling method which can prevent overflowing of a buffer on a host system or a data encoding/decoding apparatus even when the transfer rate falls in case the...
|
|
|
7523228 |
Method for performing a direct memory access block move in a direct memory access device
A direct memory access (DMA) device is structured as a loosely coupled DMA engine (DE) and a bus engine (BE). The DE breaks the programmed data block moves into separate transactions, interprets...
|
|
|
7519747 |
Variable latency buffer and method of operation
A variable latency elastic buffer comprises a plurality of memory locations in which to hold data. A write and read pointer may point to respective write and read addresses of the plurality of...
|
|
|
7519746 |
Elastic buffer
An output of a first ring counter is held in a first storage circuit. Outputs of a second ring counter and the first storage circuit are input to a first AND circuit group. An output of a third...
|
|
|
7516253 |
Apparatus for storing data having minimum guaranteed amounts of storage
An apparatus for storing data includes a memory having minimum guaranteed amounts of storage corresponding to connections. The apparatus includes a mechanism for changing dynamically the minimum...
|
|
|
7512780 |
Packet-parallel high performance cryptography systems and methods
A cryptographic system ( 500 ) includes cryptographic sub-units ( 510 ) and associated input buffers ( 520 ) connected to a scheduler ( 530 ) and a reassembler ( 540 ). The scheduler ( 530 )...
|
|
|
7496700 |
Serial tunneling protocol (STP) flow control in SAS expanders without SATA link state machine
A method and apparatus are disclosed for implementing STP flow control in SAS expander devices. SAS expanders are commonly used within a SAS network topology to allow multiple disk drives to...
|
|
|
7490180 |
Method, system, and computer program product for dynamically selecting software buffers for aggregation according to current system characteristics
A method, system, and computer program product in a data processing system are disclosed for dynamically selecting software butters for aggregation in order to optimize system performance. Data to...
|
|
|
7490178 |
Threshold on unblocking a processing node that is blocked due data packet passing
A threshold mechanism is provided so that a producer and a corresponding consumer, executing on the same resource (e.g., CPU) are able to switch context between them in a manner that reduces the...
|
|
|
7487271 |
Method and apparatus using buffer pools and arrays of buffer pointers for sharing memory in a multiprocessor system
A multiprocessor system ( 100 ) for sharing memory has a memory ( 102 ), and two or more processors ( 104 ). The processors are programmed to establish ( 202 ) memory buffer pools between the...
|
|
|
7475266 |
Image capturing apparatus that performs dynamic frequency control of buffer memory during moving image capture
A digital camera is provided with a data amount detector and a clock control circuit. The data amount detector detects the amount of image data stored in an SDRAM in capturing a moving image. The...
|
|
|
7475170 |
Data transfer device for transferring data to and from memory via a bus
The present invention is a data transfer device, which comprises an input/output reception buffer, an input/output transmission buffer, a write data buffer, a read data buffer, a control...
|
|
|
7467242 |
Method and system for dynamic FIFO flow control
Method and system for a dynamic FIFO flow control circuit. The dynamic FIFO flow control circuit detects one or more obsolete entries in a FIFO memory, retrieves the address of the next valid read...
|
|
|
7457893 |
Method for dynamically selecting software buffers for aggregation according to current system characteristics
A method is disclosed for dynamically selecting software buffers for aggregation in order to optimize system performance. Data to be transferred to a device is received. The data is stored in a...
|
|
|
7457892 |
Data communication flow control device and methods thereof
A device for controlling data communication flow to a data buffer of an integrated circuit is disclosed. The device receives data communicated from a transmitting device. The received data is...
|
|
|
7450509 |
Adaptive flow control method and apparatus
The present invention provides a method of controlling data flow within a network device. The method includes the steps of snooping a data packet before the data packet is stored in a memory buffer...
|
|
|
7447812 |
Multi-queue FIFO memory devices that support flow-through of write and read counter updates using multi-port flag counter register files
Multi-queue first-in first-out (FIFO) memory devices include multi-port register files that provide write count and read count flow-through when the write and read queues are equivalent. According...
|
|
|
7441055 |
Apparatus and method to maximize buffer utilization in an I/O controller
An apparatus and method for maximizing buffer utilization in an I/O controller using credit management logic contained within the I/O controller. The credit management logic keeps track of the...
|
|
|
7437492 |
Method and system for data compression and compression estimation in a virtual tape library environment
A method and system for efficiently storing and transferring data in a virtual tape library environment is disclosed. Data is written to a virtual tape library that emulates a physical tape...
|
|
|
7425961 |
Display panel driver unit
To provide an inexpensive display panel driver unit with a built-in memory, which is capable of achieving the same operation as that obtained in using a dual port memory by employing a single port...
|
|
|
7424566 |
Method, system, and apparatus for dynamic buffer space allocation
An interconnect apparatus provides for the buffering of information in respective transaction buffers according to transaction type. An additional buffer is dynamically assignable to one of the...
|
|
|
7424565 |
Method and apparatus for providing efficient output buffering and bus speed matching
An interconnect apparatus includes a transaction packet buffer and control logic. The control logic can be operable sequentially to write transaction packets for transmission to the transaction...
|
|
|
RE40497 |
Communication system which dynamically switches sizes of sample buffer between first size for quick response time and second size for robustness to interrupt latency
An apparatus for and method of implementing a novel buffer ba full duplex communication system is disclosed. The disclosed invention is particularly useful in native sign processing systems wherein...
|
|
|
7415580 |
System for determining the position of an element in memory
A system for determining a position of an element in memory comprising a memory queue with a plurality of separate entries and propagate and generate logic in communication with the memory queue...
|
|
|
7409474 |
Method and system for rate adaptation
A media access controller, which includes an output buffer and a clock controller, is provided. The output buffer includes a first and second clock input. The first clock is configured to control...
|
|
|
7404017 |
Method for managing data flow through a processing system
A method, apparatus and program storage device for managing dataflow through a processing system is disclosed. A buffer monitor maintains and monitors a buffer full threshold to control the write...
|
|
|
7391766 |
Packet unstopper system for a parallel packet switch
A system for controlling egress buffer saturation includes, for each data packet flow, a comparator for comparing the number of data packets ‘WPC’ temporarily stored within an egress buffer to...
|
|
|
7380030 |
Method and system for using an in-line credit extender with a host bus adapter
A storage area network (“SAN”) and a system is provided. The SAN includes, a host bus adapter operationally coupled with a credit extender, wherein the credit extender receives frames from a...
|
|
|
7373467 |
Storage device flow control
A method for allocating data write credits for a storage device includes gathering requests for the data write credits from a plurality of data sources and assembling the plurality of data sources...
|
|
|
7370126 |
System and method for implementing a demand paging jitter buffer algorithm
An apparatus for providing storage is provided that includes a jitter buffer element. The jitter buffer element includes a primary jitter buffer storage that includes a primary low water mark and a...
|
|
|
7366804 |
Programmatic time-gap defect correction apparatus and method
A programmatic time-gap defect correction apparatus and method corrects errors which may go undetected by a computer system. Buffer underruns or overruns, which may incur errors in data transfers,...
|
|
|
7366803 |
Integrated circuit for buffering data by removing idle blocks to create a modified data stream when memory device is not near empty
A circuit for buffering data is disclosed. The circuit comprises a first circuit which is coupled to receive a stream of data blocks using a first clock signal. The first circuit removes data...
|
|
|
7366801 |
Method for buffering work requests
Disclosed is a technique for buffering work requests. It is determined that a work request is about to be placed into an in-memory structure. When the in-memory structure is not capable of storing...
|