Matches 301 - 350 out of 503 < 1 2 3 4 5 6 7 8 9 10 11 >
Match Document Document Title
6219728 Method and apparatus for allocating shared memory resources among a plurality of queues each having a threshold value therefor  
A system for allocating shared memory resources among a plurality of queues and discarding incoming data as necessary. The shared memory resources are monitored to determine a number of available...
6212582 Method for multi-priority, multicast flow control in a packet switch  
A method for controlling data packet traffic flow over a bus interconnecting two or more nodes in a data communication system, each node having a unique address associated therewith and having a...
6209047 RAM data transmitting apparatus and method using a FIFO memory with three fullness flags  
A RAM data transmitting apparatus transmits data from a RAM to an external host via a first-in first-out (FIFO) memory having a given storage capacity. RAM data is sequentially written into the...
6192428 Method/apparatus for dynamically changing FIFO draining priority through asynchronous or isochronous DMA engines in response to packet type and predetermined high watermark being reached  
A method of dynamically changing draining priority in a first-in/first out ("FIFO") device to prevent over-run errors is described. The method includes the steps of detecting data received in the...
6191992 First-in-first-out storage device including synchronized full-state detention and empty-state detention  
The first-in first-out storage device has a write counter for counting as a write address the number of data write operations of a write side circuit, a read counter for counting as a read address...
6192432 Caching uncompressed data on a compressed drive  
An improved compressed file system is provided. In a preferred embodiment of the present invention, a memory cache is used for storing uncompressed data that is sent to or received from a...
6185636 Media server system and method for preventing FIFO buffer underflow during multiple channel startup by pre-loading a decoder buffer prior to issuing a play command  
A media server system and method for reducing the probability of data starvation or underflow in a media server system. The media server system preferably comprises a video server computer system...
6167488 Stack caching circuit with overflow/underflow unit  
The present invention provides a stack management unit including a stack cache to accelerate data retrieval from a stack and data storage into the stack. In one embodiment, the stack management...
6163821 Method and apparatus for balancing load vs. store access to a primary data cache  
A computer method and apparatus causes the load-store instruction grouping in a microprocessor instruction pipeline to be disrupted at appropriate times. The computer method and apparatus employs a...
6163819 Sequential data transfer circuit  
The present invention provides a circuit for saving overflow data within a sequence of data that are to be clocked out of a sequential storage device. The sequential storage device has a data...
6161155 Apparatus and method for storing retrievable boundary information into a buffer memory of a receiving device  
Apparatus and method for storing retrievable boundary information into a buffer memory of a receiving device. In one arrangement, the boundary information is used to indicate where a block of data...
6161160 Network interface device architecture for storing transmit and receive data in a random access buffer memory across independent clock domains  
A network interface device includes a random access transmit buffer and a random access receive buffer for transmission and reception of transmission and receive data frames between a host computer...
6161153 Method for sharing data buffers from a buffer pool  
A method is described for buffering data transfers between components within a computer system. The method uses a buffer pool and translation table to translate virtual address pointers from...
6157989 Dynamic bus arbitration priority and task switching based on shared memory fullness in a multi-processor system  
An arbitration and task switching technique in a real-time multiprocessor data processing system (20) having a common bus (32) and a segmented shared memory (30), where fullness of memory segments...
6154796 Apparatus and method in a network interface device for storing receiving frame status in a holding register  
A network interface device includes a random access memory used as a transmit and receive buffer for transmission and reception of data frames between a host computer bus and a packet switched...
6148366 Storage system which transfers a command and data corresponding to said command subsequent to said command  
In a storage system comprising a disk controller, a disk unit having queue memory for storing the commands, and network between the disk controller and the disk unit, to decrease a overhead in the...
6148365 Dual pointer circular queue  
In accordance with the preferred embodiment of the present invention, a first-in-first out queue includes a buffer for storing data. A write pointer indicates a next position for data to be written...
6148381 Single-port trace buffer architecture with overflow reduction  
A buffer circuit includes a buffer input, a memory, a memory controller and an upper buffer limit register. The memory is coupled to receive information from the buffer input. The memory has a...
6145033 Management of display FIFO requests for DRAM access wherein low priority requests are initiated when FIFO level is below/equal to high threshold value  
A display FIFO module is used in a DRAM interface. A low priority request and high priority request are both issued when the FIFO must receive new data or FIFO underrun will occur. This is...
6138186 Burst transfer management system utilizing pointers to ensure that there is enough space in a buffer to receive burst transfers without corrupting data  
A system for managing burst data transfers from a sending device to the buffer memory of a receiving device and for managing read operations upon the buffer memory after receiving data. In one...
6134610 Buffer room logic in data storage device and method for controlling the same  
A buffer room logic buffers data transferred between a host and a data storage device with a data write verification capability and stores data on a predetermined recording medium. The buffer room...
6134607 Method and apparatus for controlling data flow between devices connected by a memory  
A memory is used as a data buffer and switch between devices producing and consuming data in combination with a separate control channel which conveys flow control information between the devices...
6131144 Stack caching method with overflow/underflow control using pointers  
The present invention uses a stack management unit including a stack cache to accelerate data retrieval from a stack and data storage into the stack. In one embodiment, the stack management unit...
6131131 Computer system including an enhanced communication interface for an ACPI-compliant controller  
A conventional keyboard-style ACPI interface is greatly enhanced by the inclusion of a bi-directional hardware buffer and a special software protocol that allows multiple byte command and data...
6125406 Bi-directional packing data device enabling forward/reverse bit sequences with two output latches  
The invention provides a data packing device that packs selected bits of input data into an output data. The data packing device includes a data positioner, an output latch, and output selector and...
6122444 Method and apparatus for manipulation of digital data in multiple parallel but incongruent buffers  
A method and apparatus for performing signal processing using incongruent buffers. According to one method described, a maximum concurrent run length (MCRL) is calculated to indicate the maximum...
6122681 Super pipelined architecture for transmit flow in a network controller  
A system and method of by pipelining the flow of data in a bus mastered network controller. The concept of successful completion on copy is used. The bus mastering network controller indicates to...
6119201 Disk under-run protection using formatted padding sectors  
In an optical data storage device for storing data on a removable optical disk in a continuous sequence of sectors or blocks, the input data buffer may be subject to under-run. An under-run...
6115760 Intelligent scaleable FIFO buffer circuit for interfacing between digital domains  
The circuit provides a scaleable buffer coupled between digital domains that require data buffering because they operate at different data transfer rates and/or because one or more of the digital...
6115761 First-In-First-Out (FIFO) memories having dual descriptors and credit passing for efficient access in a multi-processor system environment  
To reduce FIFO access cycles across a system bus in a multi-processor system in which two processors communicate across a system bus through a FIFO, two separate FIFO descriptors are provided. The...
6112229 Secure terminal and method of communicating messages among processing systems internal thereto  
A secure terminal includes a host (105) and slaves (125) which send and receive messages via a peripheral component interconnect (PCI) bus (130). The host allows slaves to receive messages from the...
6112268 System for indicating status of a buffer based on a write address of the buffer and generating an abort signal before buffer overflows  
A buffer memory control device comprises a buffer memory which is divided into memory areas in cell units each consisting of plural pieces of data by addresses; a write address generation circuit...
6112252 Programmed I/O ethernet adapter with early interrupt and DMA control for accelerating data transfer  
In a Local Area Network (LAN) system, an ethernet adapter exchanges data with a host through programmed I/O (PIO) and FIFO buffers. The receive PIO employs a DMA ring buffer backup so incoming...
6105086 Data communication circuit and method for buffering data between a shared resource and multiple interfaces  
A data communication circuit buffers data between a shared resource and a plurality of data communication interfaces through a plurality of respective first-in-first-out ("FIFO") buffers. The data...
6101575 Tape drive data buffering  
A tape storage device is used in conjunction with a host computer to archive data. The storage device has interface logic that buffers blocks of data from the host computer in a memory buffer. The...
6101329 System for comparing counter blocks and flag registers to determine whether FIFO buffer can send or receive data  
According to the current invention, there is provided a system for transferring data into and out of a first-in, first-out (FIFO) data buffer. The buffer has a read pointer and a write pointer. The...
6094695 Storage buffer that dynamically adjusts boundary between two storage areas when one area is full and the other has an empty data register  
An electronic storage buffer (22) is efficiently used by dividing the buffer into a first (26) and second (28) storage area with a dynamically adjustable boundary (24) governing the respective...
6094696 Virtual serial data transfer mechanism  
A plurality of data devices are interfaced to a microprocessor using a serial data transfer mechanism. The parallel data from the data devices is serialized. The serial data streams are multiplexed...
6092141 Selective data read-ahead in bus-to-bus bridge architecture  
A method and arrangement for transferring an indeterminate quantity of data from a target data bus to a requesting data bus. A memory block read command is provided to the target bus by an...
6092128 Ethernet repeater that couples an input data stream to multiple output data streams of differing rates and provides access to a shared bus by a number of inputs and outputs  
A buffer comprising a plurality of storage elements, a write pointer configured to indicate a particular storage element to write data received from an input data stream and a plurality of read...
6092127 Dynamic allocation and reallocation of buffers in links of chained DMA operations by receiving notification of buffer full and maintaining a queue of buffers available  
A system which performs chained direct memory access (DMA) operations, includes a working set of buffers, a first-in-first-out memory, a first DMA co-processor, a second DMA co-processor and a...
6092108 Dynamic threshold packet filtering of application processor frames  
A multiported device is provided connected to a switching device providing switching functions. The multiported device receives frames and is connected to an application processor. Some of the...
6092126 Asynchronous sample rate tracker with multiple tracking modes  
An asynchronous sample rate tracker with rapid acquisition and good steady state performance is provided. In one embodiment, dual tracking loops are used to control reading from a FIFO sample...
6078993 Data supplying apparatus for independently performing hit determination and data access  
An address buffer that stores information used to access a data memory is disposed in a cache unit that supplies data such as an instruction code to an instruction executing unit. A tag memory and...
6070203 Circuit for generating almost full and almost empty flags in response to sum and carry outputs in asynchronous and synchronous FIFOS  
An efficient design to generate a programmable almost empty or programmable almost full flags. The present invention accomplishes this by efficiently evaluating the read count minus write count...
6065094 Inexpensive compressed data storage apparatus with improved resistance to vibrations  
A compressed data storage apparatus is provided with a compressing circuit for generating compressed data by compressing digital data from a camera section, a buffer memory for storing the...
6065071 Method and apparatus for trapping unimplemented operations in input/output devices  
Apparatus and a method by which the flow of DMA-transferable data from an application program to an input/output device using a direct memory access circuit may be halted when the device is unable...
6065013 Optimal storage mechanism for persistent objects in DBMS  
A method, apparatus, and article of manufacture for a computer implemented storage mechanism for persistent objects in a database management system. A statement is executed in a computer. The...
6055604 Forced transaction log posting using a least busy storage media without maintaining redundancy of the transaction log  
A transaction log stored in a first memory is posted to one of two separate log areas, selectively, on a storage system having a plurality of storage media such as disk drives. Posting occurs to a...
6055588 Single stage FIFO memory with a circuit enabling memory to be read from and written to during a single cycle from a single clock  
An improved multi-stage synchronizer. The inventive synchronizer includes a first memory for storing data, a second memory means connected to the output of said first memory means for storing data,...
Matches 301 - 350 out of 503 < 1 2 3 4 5 6 7 8 9 10 11 >