|
Match
|
Document |
Document Title |
|
|
7623455 |
Method and apparatus for dynamic load balancing over a network link bundle
Techniques for distributing data packets over a network link bundle include storing an output data packet in a data flow queue based on a flow identification associated with the output data packet....
|
|
|
7620750 |
Time budgeting by determining status of a streaming buffer during an autonomous non-data transfer operations in drive units
Between data accesses to a storage medium, requested by an initiator, a logical unit may need to perform autonomous operations. The logical unit receives information from the initiator to allow the...
|
|
|
7613852 |
Block modeling input/output buffer having first and second block of block diagram for passing a plurality of data between said first and second blocks
In one embodiment, a data element is passed between a first block and a second block of a block diagram during execution of the block diagram. The first block and the second block negotiate use of...
|
|
|
7606993 |
Flash memory controller, memory control circuit, flash memory system, and method for controlling data exchange between host computer and flash memory
A controller included in a flash memory system, which can be applied to a memory interface of a host computer is disclosed. A buffer is used for data exchange operation between the host computer...
|
|
|
7596643 |
Storage subsystem with configurable buffer
A storage subsystem includes a variable-size write buffer that temporarily stores write data received from a host system. The storage subsystem is capable of adjusting the size of the write buffer...
|
|
|
7594023 |
Data carousel receiving and caching
Data objects are sent using a data carousel and forward error correction. This involves segregating a file into groups, wherein each group represents k data blocks. From the k data blocks of each...
|
|
|
7590152 |
Router-based monitoring of EF-on-EF jitter
A system for monitoring EF-on-EF jitter in a network node having an EP output queue into which EF packets are entered comprises a first counter that counts the packets entering the queue and also a...
|
|
|
7581043 |
Dynamic buffer size allocation for multiplexed streaming
A method and disc drive are disclosed that employ dynamic buffer size allocation for handling multiple data streams, such as time-sensitive audio/video data. The method involves allocating a...
|
|
|
7570727 |
Data transmission controller and sampling frequency converter
In a data transmission controller apparatus, a first-in first-out storage stores newly inputted data in response to a write request signal, and reads and outputs the stored data which has been...
|
|
|
7567508 |
Method and system for providing delay bound and priortized packet dropping
A method and system for providing delay bound and prioritized packet dropping are disclosed. The system limits the size of a queue configured to deliver packets in FIFO order by a threshold based...
|
|
|
7562165 |
USB host system, AV data reproduction apparatus and AV data recording apparatus
A USB host system includes a USB host controller including a transfer memory for USB data transfer. In the transfer memory, a plurality of transfer descriptor regions are allocated. Transfer...
|
|
|
7539816 |
Disk control device, disk control method
A disk control device stores write requests from a cache memory or reads commands from a host in a queue for a disk drive in chronological order. When the number of write requests stored in the...
|
|
|
7539792 |
Data distribution method and system having a stream buffer device with a sub-buffer table for recording the state of a pluraity of corresponding sub-buffers
A stream data buffer device suitable for a client program comprises a buffer having N numbered sub-buffers, a buffer agent having a sub-buffer table recording a state of a corresponding sub-buffer,...
|
|
|
7539787 |
Destructive DMA lists
A buffer, a method, and a computer program product for DMA transfers are provided that are designed to save memory space within a local memory of a processor. The buffer is a return buffer with a...
|
|
|
7536488 |
Buffer controller and management method thereof
The invention provides a new linked structure for a buffer controller and management method thereof. The allocation and release actions of buffer memory can be more effectively processed when the...
|
|
|
7533238 |
Method for limiting the size of a local storage of a processor
A method for limiting the size of a local storage of a processor is provided. A facility is provided in association with a processor for setting a local storage size limit. This facility is a...
|
|
|
7519747 |
Variable latency buffer and method of operation
A variable latency elastic buffer comprises a plurality of memory locations in which to hold data. A write and read pointer may point to respective write and read addresses of the plurality of...
|
|
|
7508895 |
Oversampling apparatus, decoding LSI chip, and oversampling method
An oversampling system (oversampling apparatus), a decoding LSI chip, and an oversampling method capable of decreasing the memory capacity of an output buffer used to oversample and output decoded...
|
|
|
7500044 |
Digital phase relationship lock loop
In one embodiment, an apparatus comprises a first clocked storage device operable in a first clock domain corresponding to a first clock signal. The first clocked storage device has an input...
|
|
|
7499452 |
Self-healing link sequence counts within a circular buffer
Methods and apparatus that allow recovery in the event that sequence counts used on receive and transmit sides of a communications link become out of sync are provided. In response to receiving a...
|
|
|
7493428 |
Method and system for dynamic queue splitting for maximizing throughput of queue based operations while maintaining per-destination order of operations
A system for providing dynamic queue splitting to maximize throughput of queue entry processing while maintaining the order of queued operations on a per-destination basis. Multiple queues are...
|
|
|
7487271 |
Method and apparatus using buffer pools and arrays of buffer pointers for sharing memory in a multiprocessor system
A multiprocessor system ( 100 ) for sharing memory has a memory ( 102 ), and two or more processors ( 104 ). The processors are programmed to establish ( 202 ) memory buffer pools between the...
|
|
|
7484017 |
Dequeuing from a host adapter two-dimensional queue
A two-dimensional command block queue includes a plurality of command blocks in a first linked list. One of the command blocks in a string is included in the first linked list. The string is...
|
|
|
7478179 |
Input/output priority inheritance wherein first I/O request is executed based on higher priority
A method for executing input/output (I/O) operations based on priority involves receiving a first I/O request for a unit of data, receiving a second I/O request for the same unit of data,...
|
|
|
7475171 |
Data transfer control device including a switch circuit that switches write destination of received packets
A data transfer control device including: a link controller which analyzes a packet received through a serial bus; a packet detection circuit which detects completion or start of packet reception...
|
|
|
7475170 |
Data transfer device for transferring data to and from memory via a bus
The present invention is a data transfer device, which comprises an input/output reception buffer, an input/output transmission buffer, a write data buffer, a read data buffer, a control...
|
|
|
7467242 |
Method and system for dynamic FIFO flow control
Method and system for a dynamic FIFO flow control circuit. The dynamic FIFO flow control circuit detects one or more obsolete entries in a FIFO memory, retrieves the address of the next valid read...
|
|
|
7461199 |
Pipelined parallel programming operation in a non-volatile memory system
The present invention allows for an increase in programming parallelism in a non-volatile memory system without incurring additional data transfer latency. Data is transferred from a controller to...
|
|
|
7461183 |
Method of processing a context for execution
A method and apparatus in a data controller in a storage drive for retrieving, evaluating, and processing a context that describes a direct memory access (DMA) request. The data controller includes...
|
|
|
7454538 |
Latency insensitive FIFO signaling protocol
Data from a source domain operating at a first data rate is transferred to a FIFO in another domain operating at a different data rate. The FIFO buffers data before transfer to a sink for further...
|
|
|
7454536 |
Data system having a virtual queue
A queuing system wherein at least one input/output (I/O) interface having an outbound queue. A plurality of processing units is coupled to the at least one I/O interface. Each one of the processing...
|
|
|
7453761 |
Method and system for low cost line buffer system design
Various aspects of the low cost line buffer system allow a reduction in circuitry versus conventional approaches to line buffer design. A plurality of line buffers such that the output of one line...
|
|
|
7451261 |
Data storage device and control method with buffer control thereof
Embodiments of the invention improve the cache hit ratio of read data. A hard disk drive (HDD) according to an embodiment of the present invention determines whether the read buffer should be used...
|
|
|
7450678 |
Asynchronous signal input apparatus and sampling frequency conversion apparatus
In an asynchronous data input apparatus, a writing section writes data successively into a FIFO buffer memory at an variable input rate so that the data are accumulated in the FIFO buffer memory. A...
|
|
|
7447812 |
Multi-queue FIFO memory devices that support flow-through of write and read counter updates using multi-port flag counter register files
Multi-queue first-in first-out (FIFO) memory devices include multi-port register files that provide write count and read count flow-through when the write and read queues are equivalent. According...
|
|
|
7437487 |
Storage medium array controller, a storage medium array apparatus, a storage medium drive, a method of controlling a storage medium array, and a signal-bearing medium embodying a program of a storage medium array controller
A storage medium drive is controllable by a storage medium array controller. the storage medium array controller receives a data storage medium drive information and the storage medium array...
|
|
|
7430623 |
System and method for buffering data received from a network
A system for buffering data received from a network comprises a network socket, a plurality of buffers, a buffer pointer pool, receive logic, and packet delivery logic. The buffer pointer pool has...
|
|
|
7426604 |
Virtual output buffer architecture
A buffer architecture enables linked lists to be used to administer virtual output queue buffering. The buffer has three random access memories (RAMs). A data RAM holds data. A free RAM holds a...
|
|
|
7425961 |
Display panel driver unit
To provide an inexpensive display panel driver unit with a built-in memory, which is capable of achieving the same operation as that obtained in using a dual port memory by employing a single port...
|
|
|
7412546 |
System method structure in network processor that indicates last data buffer of frame packet by last flag bit that is either in first or second position
A method and structure for determining when a frame of information comprised of one or more buffers of data being transmitted in a network processor has completed transmission is provided. The...
|
|
|
7409475 |
System and method for a high-speed shift-type buffer
Systems and methods for improving the performance of a multimedia processor system by dynamically evaluating the current performance of the system and, if necessary, updating the configurations of...
|
|
|
7366804 |
Programmatic time-gap defect correction apparatus and method
A programmatic time-gap defect correction apparatus and method corrects errors which may go undetected by a computer system. Buffer underruns or overruns, which may incur errors in data transfers,...
|
|
|
7360040 |
Interleaver for iterative decoder
Interleaver for iterative decoder. A memory management scheme allows for single plane/single port memory devices to be used by the interleaver. The design is adaptable to soft-in soft-out (SISO)...
|
|
|
7359997 |
USB data transfer control device including first and second USB device wherein destination information about second device is sent by first device
A transfer controller (or a host controller) issues IN tokens to a plurality of USB devices connected to USB and including first and second USB devices. When data including destination information...
|
|
|
7356631 |
Apparatus and method for scheduling requests to source device in a memory access system
An apparatus and method for scheduling requests to a source device is provided. The apparatus comprises a high-priority request queue for storing a plurality of high-priority requests to the source...
|
|
|
7356625 |
Moving, resizing, and memory management for producer-consumer queues by consuming and storing any queue entries from an old queue before entries from a new queue
Systems, methods, and software products for moving and/or resizing a producer-consumer queue in memory without stopping all activity is provided so that no data is lost or accidentally duplicated...
|
|
|
7356624 |
Interface between different clock rate components
A circuit for interfacing between a first component 11 operating at a first clock rate and a second component 12 operating at a second clock rate, wherein the second clock rate is higher than...
|
|
|
7353303 |
Time slot memory management in a switch having back end memories stored equal-size frame portions in stripes
A switch comprising front-end and back-end application specific integrated circuits (ASICs) is disclosed. Frame storage and retrieval in the switch is achieved by dividing a frame into equal sized...
|
|
|
7346715 |
Data communication control device with peripheral device
Loss of data to be transmitted from a peripheral device to a host before a software hierarchy of the host side completely starts is prevented. In a time period before a host completely reached a...
|
|
|
7337248 |
Adaptive synchronization method for communication in storage systems
A method for transferring data in a storage system is provided. The method includes setting a catch-up threshold for accepting data requests from a port where the queue value corresponds to a...
|