|
Match
|
Document |
Document Title |
|
|
8176492 |
Synchronous adaption of asynchronous modules
A program disposed on a computer readable medium, having a main program with a first routine for issuing commands in an asynchronous manner and a second routine for determining whether the commands...
|
|
|
8135884 |
Programmable interrupt routing system
A method and apparatus for a programmable interrupt routing system is described.
|
|
|
8078764 |
Method for switching I/O path in a computer system having an I/O switch
The physical server includes a hypervisor for managing an association between the virtual server and the I/O device allocated to the virtual server. The I/O switch includes: a setting register for...
|
|
|
8077015 |
Method for waking a device in response to a wireless network activity
A method and a system for data transmission between a first electronic device and a second electronic device, wherein the second electronic device is in a sleep mode. Transmission of data between...
|
|
|
8069282 |
SD switch box in a cellular handset
A method for arbitrating between a host device and a cellular base band mode for use of a shared SD storage, including requesting, by a cellular base band modem from a host device, access to an SD...
|
|
|
8069291 |
Method and computer program product for event detection
A method to detect an event between a data source and a data sink using a trigger core is described herein. The method comprises monitoring control lines and an associated data stream for a...
|
|
|
8065444 |
Method and system for automatic peripheral device identification
Method and system for latency-independent peripheral device identification. The computer system receives an interrupt from a peripheral device via a communications port. In response, an interrupt...
|
|
|
8051415 |
Disk array apparatus, method for exchanging firmware, program for exchanging firmware and storage medium for storing program thereof
Disclosed is a disk array apparatus which includes disk apparatuses and which reads and writes data of the disk apparatus based on an I/O instruction issued by a host computer, includes: a CPU...
|
|
|
8015337 |
Power efficient interrupt detection
Interrupt request detection circuitry is disclosed for detecting and outputting interrupt requests to a processor. The interrupt request detection circuitry comprises: an interrupt signal input for...
|
|
|
8006006 |
System and method for aggregating transmit completion interrupts
Systems and methods for aggregating transmit completion interrupts for multiple packets are provided. A network device can include a buffer with multiple memory locations capable of temporarily...
|
|
|
7996580 |
System and method for notifying a host of a service required by a slave storage device
A host device includes an electrical activity monitoring (EAM) module that is configured to monitor the electrical activity of a slave storage device interfaced with the host device. Responsive to...
|
|
|
7962736 |
Interactive pre-OS firmware update with repeated disabling of interrupts
Firmware is interactively updatable in a setup facility prior to loading an operating system on a computer. A computer repeatedly provides progress information during the course of a firmware...
|
|
|
7958284 |
Multi-channel fractional clock data transfer
Methods and apparatus to transfer data between one or more clock domains are described. In one embodiment, a plurality of signals corresponding to write pointers of a buffer and a read pointer of...
|
|
|
7953906 |
Multiple interrupt handling method, devices and software
A device, method and software for handling multiple interrupts in a peripheral device are disclosed. The disclosed method includes, upon a hardware event in the peripheral device recording the...
|
|
|
7949801 |
Main processor initiating command timing signal via DMA to coprocessor in order to synchronize execution of instructions
Coprocessor systems for using a main microprocessor DMA channel to write to a port to control a coprocessor system are provided. In certain examples, coprocessor systems are described using a main...
|
|
|
7945251 |
Locating a service device for a portable communication device
A portable communication device (10) may send a service device locating request (42) including a position associated with the portable communication device to a service device locating device (12)....
|
|
|
7917659 |
Variable length command pull with contiguous sequential layout
The invention relates to a method for computer signal processing data and command transfer over an interface and more particularly to a communication between peripheral firmware and a host...
|
|
|
7913018 |
Methods and apparatus for halting cores in response to system management interrupts
A method includes halting at least one processing core of a computer system in response to a system management interrupt. The method further includes handling the system management interrupt with...
|
|
|
7899956 |
System and method of reducing the rate of interrupts generated by a device in microprocessor based systems
Herein described are at least a system and a method of reducing or decreasing the rate of interrupts transmitted by a device to a microprocessor. In a representative embodiment, the device...
|
|
|
7873757 |
Controlling complex non-linear data transfers
A direct memory access controller for controlling data transfer between a plurality of data sources and a plurality of data destinations is disclosed. The plurality of data sources and data...
|
|
|
7870320 |
Interrupt controller for prioritizing interrupt requests in an embedded disk controller
An interrupt controller for a disk controller includes an interrupt scanner module that receives a plurality of interrupt requests (IRQs) from a plurality of corresponding interrupt sources,...
|
|
|
7861024 |
Providing a set aside mechanism for posted interrupt transactions
In one embodiment, a method includes receiving an incoming posted transaction in a processor complex from a peripheral device, determining if the transaction is an interrupt transaction, and if so...
|
|
|
7856516 |
Interfacing incompatible signaling using generic I/O and interrupt routines
A method for interfacing single transfer and burst transfer components, comprising: processing transfer completion of a byte in burst transfer as an interrupt; maintaining the current state of...
|
|
|
7849246 |
I2C bus control circuit
An I2C bus control circuit includes a continuous transmission control section in addition to a transmission control section, a sequence control section, a data line control section, and a clock...
|
|
|
7836227 |
Computer-readable recording medium having communication program recorded thereon, communication apparatus, and communication method
A communication program causes a computer to perform communication processing of received packets in response to reception of interrupt processing, the interruption processing being a packet...
|
|
|
7827340 |
Graphics processor in a docking station
A system that includes a docking station comprising a graphics processor and a transceiver. The system also includes a computer comprising a display. The computer is in communication with the...
|
|
|
7827321 |
Central processing unit measurement facility
A measurement sampling facility takes snapshots of the central processing unit (CPU) on which it is executing at specified sampling intervals to collect data relating to tasks executing on the CPU....
|
|
|
7818754 |
Operating system event tracking and logging
A system and method for logging events processed by an operating system is provided. The events logged can include interrupt and non-interrupt events, and can include user-defined events....
|
|
|
7805724 |
Apparatus, method and computer program for dynamic slip control in real-time scheduling
An apparatus, method, and computer-readable program code for dynamically controlling slip is disclosed. The method monitors the time of an actual interrupt, wakes up, interacts with the physical...
|
|
|
7802030 |
Interrupt generation circuit for intermediate response to edge detection signal, when count value of main timer is less than pre-stored value
The present invention provides an interrupt generation circuit that can reduce the time between the moment a monitored object actually enters a desired state and the moment an interrupt is...
|
|
|
7793024 |
Method for utilizing a PCI-Express bus to communicate between system chips
A method for command transmission between systems is introduced. The command transmission between the systems, such as a north bridge chip, a south bridge chip and a central processing unit (CPU),...
|
|
|
7765395 |
Operating system rebooting method and apparatus for continuing to execute a non-stop module even during rebooting
A method of rebooting an operating system including a plurality of load modules in a single computer. One load module which is to be operated during rebooting of the operating system is held in a...
|
|
|
7761637 |
Slave device with latched request for service
Consistent with one example embodiment, communications systems, using a serial data transfer bus having a serial data line and a clock line used to implement a communications protocol, incorporate...
|
|
|
7757011 |
Method and system for automatic peripheral device identification
Method and system for latency-independent peripheral device identification. In one embodiment, a computer system receives an interrupt from a peripheral device coupled to a computer system...
|
|
|
7757016 |
Data transfer device, semiconductor integrated circuit, and processing status notification method
According to an aspect of an embodiment, a data transfer device comprises a plurality of transfer circuits managed by a processor, a request accepting unit, a status information collecting unit and...
|
|
|
7752353 |
Signaling an interrupt request through daisy chained devices
A system and a method for asynchronously signaling interrupts from a plurality of devices in a computing system, while optimizing the latencies in handling the interrupts. In a particular...
|
|
|
7743181 |
Quality of service (QoS) processing of data packets
The present disclosure provides a method for providing Quality of Service (QoS) processing of a plurality of data packets stored in a first memory. The method may include determining a queue of a...
|
|
|
7725636 |
Trigger core
A method to detect an event between a data source and a data sink using a trigger core is described herein. The method comprises monitoring control lines and an associated data stream for a...
|
|
|
7721024 |
System and method for exiting from an interrupt mode in a multiple processor system
A system and method for interrupt processing includes a technique for exiting from interrupt mode in multiple processor systems. Those processors that were in a suspended or halt state immediately...
|
|
|
7716465 |
Method and apparatus for maintaining a partition when booting another partition while an address line is disabled
In a processing system with a main partition and a sequestered partition, the main partition sends an interrupt to the sequestered partition before calling an operating system (OS) boot loader for...
|
|
|
7707338 |
WWN table management system and method
A data storage controller includes a link module that selectively sets an interrupt. A control module is external to the link module that includes N buffers where N is an integer greater than 0....
|
|
|
7689747 |
Systems and methods for an augmented interrupt controller and synthetic interrupt sources
Various embodiments of the present invention are directed to augmented interrupt controllers (AICs) and to synthetic interrupt sources (SISs) providing richer interrupt information (or “synthetic i...
|
|
|
7685347 |
Interrupt controller for invoking service routines with associated priorities
An interrupt controller efficiently manages execution of tasks by a multiprocessor computing system. The interrupt controller has inputs for receiving service requests for invoking service...
|
|
|
7684884 |
Audio processor, input/output processing apparatus, and information processing apparatus
There is provided an information processing apparatus in which a CPU and an audio processing unit are coupled by a bus. The audio processing unit includes a ring buffer that temporarily retains...
|
|
|
7676610 |
Device and method for optimization of target host device process handling according to the status and the priority of the target host device process
An input/output device stores host status information about the status of a host, and controls the input/output of data. By referring to the input/output information and the host status...
|
|
|
7668982 |
System and method for synchronous processing of media data on an asynchronous processor
The present invention provides a method and system for processing media data on a host processor. The method and system involve receiving media data, generating clocking signals, transferring media...
|
|
|
7631114 |
Serial communication device
The serial communication device capable of reducing the load on the CPU is provided for a system using the serial communications such as the car navigation system. The attention is focused on the...
|
|
|
7627796 |
Testing method for permanent electrical removal of an integrated circuit output
An apparatus and method of disconnecting or disabling an input/output terminal of an integrated circuit after packaging. Each input/output terminal of the integrated circuit includes a disabling...
|
|
|
7620747 |
Software based native command queuing
Systems and methods for performing native command queuing according to the protocol specified by Serial ATA II for transferring data between a disk and system memory are described. Native command...
|
|
|
7607579 |
Information processing apparatus
The invention provides an information processing apparatus that includes: a card slot in which a card-type medium is inserted; and a data communication unit that performs data exchange with the...
|