|
Match
|
Document |
Document Title |
|
|
8166337 |
Failure analysis apparatus
Relating with board numbers of the boards mounted with the logic circuits and mounted places on the boards and in relation to log information to be collected from the logic circuits, analysis...
|
|
|
8151012 |
Virtual row buffers for use with random access memory
Methods, apparatuses and systems to decrease the energy consumption of a memory chip while increasing its effect bandwidth during the execution of any workload. Methods, apparatuses and systems may...
|
|
|
8151015 |
Systems and methods for effecting DMA data transfers
Disclosed herein is an information processing apparatus that transfers information, using direct memory access (DMA), between a first storage section in an information processing system and a...
|
|
|
8131883 |
Method for distributing content to a user station
A method for controlling a user station configured for communications with a multiplicity of independently-operated data sources via a non-proprietary network includes steps for providing a user...
|
|
|
8117350 |
Configuration space compaction
The described embodiments provide a system for accessing values for configuration space registers (CSRs). This system includes a CSR data storage mechanism with an address input and a CSR data...
|
|
|
8112554 |
Method and devices for transmitting data on a data line between a control device and at least one decentralized data processing device
A method of transmitting data on a data line between a central control device and a decentralized data processing device. During a normal operation of the system, the central control device...
|
|
|
8108570 |
Determining the state of an I/O operation
A state of an input/output (I/O) operation in an I/O processing system is determined. A request for performing the I/O operation is received from an I/O operating system at a channel subsystem and...
|
|
|
8108583 |
Direct memory access controller system with message-based programming
A data transfer system comprising a first bus interface, a second bus interface, a first-in-first-out memory, a controller and a message unit. The message unit is operable to queue a plurality of...
|
|
|
8095744 |
Device for controlling access from a plurality of masters to shared memory composed of a plurality of banks each having a plurality of pages
The memory access device includes: a plurality of command division sections provided for a plurality of masters; a plurality of inter-master arbitration sections provided for a plurality of banks;...
|
|
|
8095699 |
Methods and apparatus for interfacing between a host processor and a coprocessor
An interface to transfer data between a host processor and an external coprocessor is provided. The interface may operate in several write modes, in which in a first write mode the write operation...
|
|
|
8086765 |
Direct I/O device access by a virtual machine with memory managed using memory disaggregation
Illustrated is a system and method for identifying a memory page that is accessible via a common physical address, the common physical address simultaneously accessed by a hypervisor remapping the...
|
|
|
8060658 |
Auto addressing devices on a common power and communication bus structure and method therefor
A method for auto-addressing a device in communication with a controller is disclosed. The method includes communicating a pulse from a first contact of a controller, receiving the pulse at a...
|
|
|
8046504 |
Content-aware digital media storage device and methods of using the same
A content-aware digital media storage device includes a host device interface for exchanging digital information with a host device, a memory array for storing digital information received from the...
|
|
|
8032685 |
Data modifying bus buffer
According to one embodiment of the invention, a data modifying bus buffer generally includes a switch that is configured to selectively couple a first databus to a second databus. The switch is...
|
|
|
8032662 |
Module connecting system
An object of the present invention is to provide a module connecting system that can comply flexibly with the number of expansion modules and has an inexpensive and simple configuration. In the...
|
|
|
8015495 |
Centrifugal communication and collaboration method
A method of facilitating communications and collaboration of a group of plural remote participants comprises steps of receiving information over an information communications network from a first...
|
|
|
8001298 |
Providing extended measurement data in an I/O processing system
An article of manufacture, an apparatus, and a method for providing extended measurement word data from a control unit to a channel subsystem of an I/O processing system are disclosed. The article...
|
|
|
7984252 |
Storage controllers with dynamic WWN storage modules and methods for managing data and connections between a host and a storage device
A controller including an interface module and an index module. The interface module is configured to connect devices. The index module is configured to include, in a table stored in memory, an...
|
|
|
7970977 |
Deadlock-resistant bus bridge with pipeline-restricted address ranges
A method of bridging a plurality of buses within a bus bridge can include determining whether a queue of the bus bridge includes a transaction request directed to a restricted address range and,...
|
|
|
7962676 |
Debugging multi-port bridge system conforming to serial advanced technology attachment (SATA) or serial attached small computer system interface (SCSI) (SAS) standards using idle/scrambled dwords
An embodiment of the present invention includes a communication system configured to conform to SATA or SAS standards and causing communication between one or more hosts and a SATA device. The...
|
|
|
7962666 |
Transfer apparatus, transfer system, program, and transfer method
A transfer apparatus includes a connection status detection block, a storage status detection block, a no-operation status detection block, and a transfer block. The transfer block can...
|
|
|
7945715 |
System for data transfer between microcomputer devices
The system according to the present invention for data transfer between microcomputer devices contains a standard protocol controller, a generally known ethernet controller, for example, as a...
|
|
|
7945703 |
Matrix architecture for KVM extenders
A matrix architecture for KVM extenders connecting a plurality of console terminals and a plurality of computers. The matrix architecture for KVM extenders includes a plurality of first extenders...
|
|
|
7941570 |
Bi-directional data transfer within a single I/O operation
An article of manufacture, apparatus, and a method for facilitating input/output (I/O) processing for an I/O operation at a host computer system configured for communication with a control unit....
|
|
|
7912998 |
DMA access systems and methods
Methods and systems for performing direct memory access (DMA) transfers are described. An invalidate queue (or other storage device) contains an entry associated with a DMA transfer in progress. If...
|
|
|
7907604 |
Creation and management of routing table for PCI bus address based routing with integrated DID
Routing between multiple hosts and adapters in a PCI environment is provided by a method and system. A Destination Identification (DID) field is inserted in a field of the PCI bus address (PBA) of...
|
|
|
7904608 |
System and method for updating software in electronic devices
Particular embodiments include a system and method to enable a user-controlled proxy system or coordinating computer to automatically or semi-automatically communicate with multiple devices,...
|
|
|
7904603 |
Adaptable datapath for a digital processing system
The present invention includes an adaptable high-performance node (RXN) with several features that enable it to provide high performance along with adaptability. A preferred embodiment of the RXN...
|
|
|
7904605 |
Computer command and response for determining the state of an I/O operation
A computer program product, apparatus, and method are provided for determining a state of an input/output (I/O) operation in an I/O processing system. A request from a channel subsystem is received...
|
|
|
7899909 |
Method for reserving resources in a storage area network by reserving portions of properties of the resources
A method, system, and program product for reserving resources in a networked environment, e.g. a storage area network. A resource is some object that a user must use or change to complete a task....
|
|
|
7895368 |
Wireless communication equipment and connection processing method
Wireless communication equipment which associates with a plurality of sets of peripheral equipment present in a prescribed range through wireless communication stores identification code...
|
|
|
7890668 |
Providing indirect data addressing in an input/output processing system where the indirect data address list is non-contiguous
Systems, methods and computer program products for providing indirect data addressing at an I/O subsystem of an I/O processing system. The computer program product includes a tangible storage...
|
|
|
7886057 |
Method and apparatus for communicating data between two hosts
A method for communicating video data between at least a first host and a second host comprises: identifying, at a server, an address of the first host, to which the second host may communicate...
|
|
|
7860110 |
Auto-addressing system and method
A modular distributed I/O system that allows one or more modules of an island to be omitted without requiring reconfiguration of the system and a method for auto-addressing the system. The island...
|
|
|
7853727 |
Apparatus and method for producing identifiers regardless of mixed device type in a serial interconnection
A plurality of memory devices of mixed type (e.g., DRAMs, SRAMs, MRAMs, and NAND-, NOR- and AND-type Flash memories) is serially interconnected. Each device has device type information on its...
|
|
|
7849229 |
SPI addressing beyond 24-bits
A system and/or methodology that facilitates serial peripheral interface (SPI) addressing beyond 24 bits, by portioning a conventional SPI command byte into a plurality of nibbles. A new set of...
|
|
|
7831741 |
Indexing device and method for data storage system
The invention discloses an indexing device for a data storage system which comprises a plurality of data storage devices. The indexing device generates an I/O descriptor index number according to a...
|
|
|
7827383 |
Efficient on-chip accelerator interfaces to reduce software overhead
In one embodiment, a processor comprises execution circuitry and a translation lookaside buffer (TLB) coupled to the execution circuitry. The execution circuitry is configured to execute a store...
|
|
|
7818428 |
Methods and apparatus for naming resources
A software process receives a command initiating creation of a zone naming policy for automatically generating zone names in a storage area network. During creation of a zone naming policy, the...
|
|
|
7791613 |
Graphics memory switch
A graphics device delivers a graphics address to a graphics memory switch that includes a graphics random access memory translator and a graphics memory page table. The graphics memory address is...
|
|
|
7788420 |
Address buffer mode switching for varying request sizes
A plurality of modes is provided for communicating between a host system and a peripheral storage system controller. A first communication mode may be selected from the plurality of communication...
|
|
|
7788438 |
Multi-input/output serial peripheral interface and method for data transmission
A multi-input/output serial peripheral interface of an integrated circuit includes many pins coupled to the integrated circuit. The integrated circuit receives an instruction under a control of...
|
|
|
7788431 |
Dynamic I2C slave device address decoder
Consistent with one example embodiment, a communications system uses an I2C serial data transfer bus that has a serial data line (110) and a clock line (120) used to implement a communications...
|
|
|
7779165 |
Scalable method for producer and consumer elimination
Producers and consumer processes may synchronize and transfer data using a shared data structure. After locating a potential transfer location that indicates an EMPTY status, a producer may store...
|
|
|
7765356 |
System for modifying data in a bus buffer
According to one embodiment of the invention, a data modifying bus buffer generally includes a switch that is configured to selectively couple a first databus to a second databus. The switch is...
|
|
|
7757009 |
Storage controllers with dynamic WWN storage modules and methods for managing data and connections between a host and a storage device
A method and system for transferring data between a host and a Serial Attached Small Computer Interface (“SAS”) device using a storage controller is provided. The storage controller includes, a Wor...
|
|
|
7752339 |
Matrix architecture for KVM extenders
A matrix architecture for KVM extenders connecting a plurality of console terminals and a plurality of computers. The matrix architecture for KVM extenders includes a plurality of first extenders...
|
|
|
7739451 |
Method and apparatus for stacked address, bus to memory data transfer
A method and apparatus is presented allowing multiple data pointers or addresses to be transferred without acknowledgment to Memory Controller (506) and Memory Controller (510) of Data Controller...
|
|
|
7738131 |
Control apparatus and its method, and control program and storage medium holding it
A controller which exits between a client apparatus and an image processing apparatus and which controls access from the client apparatus such that the client apparatus can use a network server...
|
|
|
7725611 |
Method and apparatus for verifying data in a storage system
A method for verifying data in a storage system is disclosed. A host computer transmits area management data to a storage controller. The area management data specifies a range of a storage area in...
|