|
Match
|
Document |
Document Title |
|
|
8150670 |
Simulator and simulation method
An object of the present invention is to provide a simulator for verifying plural products with common hardware configuration, in which peripheral hardware that can be reused are constituted by...
|
|
|
8145823 |
Parallel wrapped wave-front arbiter
Embodiments of the present invention provide a system that schedules the transfer of cells in a switch. The system starts by receiving a set of cells to be transferred from a set of inputs of the...
|
|
|
8140734 |
Asynchronous/synchronous switching of console devices and peripheral devices
A signal switch for sharing a video monitor, a plurality of console devices compliant with an industry standard and one or more than one peripheral device in any of a plurality of computer systems,...
|
|
|
8120612 |
Intelligent video graphics switcher
Methods and apparatus are provided for efficiently and intelligently communicating characteristic information in video graphics switcher environments. An intelligent video graphics switcher obtains...
|
|
|
8108585 |
Crossbar circuitry and method of operation of such crossbar circuitry
Crossbar circuitry, and a method of operation of such crossbar circuitry, are provided. The crossbar circuitry has an array of data input paths and data output paths where the data output paths are...
|
|
|
8108586 |
Multi-core data processor
To provide a multi-core LSI capable of improving the stability of operation. A multi-core LSI comprises a plurality of CPUs coupled to a first shared bus, one or more modules coupled to a second...
|
|
|
8102843 |
Switching apparatus and method for providing shared I/O within a load-store fabric
An apparatus and method are provided that enable I/O devices to be shared among multiple operating system domains. The apparatus has a first plurality of I/O ports, a second I/O port, and core...
|
|
|
8099540 |
Reconfigurable circuit
A reconfigurable circuit includes a network circuit for controlling connections between the output terminal and the input terminal of an arithmetic unit group, and a first selector connected...
|
|
|
8095721 |
Network switch and method of switching in network
A network switch with a plurality of crossbar switches that is available to suppress increase in the circuit scale is provided. The network switch has: the plurality of crossbar switches that...
|
|
|
8095722 |
Connection management in serial attached SCSI (SAS) expanders
A method and apparatus are provided for implementing connection management in SAS expander devices. SAS expanders are commonly used within a SAS network topology to allow multiple disk drives to...
|
|
|
8090895 |
Information processing system, information processing device, control method for information processing device, and computer-readable recording medium
An information processing system including plural information processing devices multi-dimensionally connected with one another, where each of the information processing devices includes first and...
|
|
|
8090973 |
Skew management in an interconnection system
An interconnection system is described where data lanes may be exchanged between lines at intervals along a transmission path so that the differential time delay between bits on a plurality of the...
|
|
|
8081778 |
VOX circuit with 2-wire interfaces
A VOX interface is provided that interfaces with at least two communication paths to two separate devices. One communication path may be to a first electronic device, such as a central monitoring...
|
|
|
8082381 |
Connecting a plurality of peripherals
In accordance with an aspect of the present invention, a corresponding list of muxes is maintained for each combination of a peripheral and a mux option. The list is then retrieved to program the...
|
|
|
8065465 |
Mitigating main crossbar load using dedicated connections for certain traffic types
One embodiment of the invention sets forth a control crossbar unit that is designed to transmit control information from control information generators to destination components within the computer...
|
|
|
8060682 |
Method and system for multi-level switch configuration
System and method to configure switch systems are disclosed. A switch system includes leaf modules with internal ports and spine modules with ports. A midplane includes first layers closer to a...
|
|
|
8051238 |
On-chip bus architectures with interconnected switch points, semiconductor devices using the same and methods for communicating data in an on-chip bus architecture
An on-chip bus includes a plurality of switch points including first and second switch points, a plurality of inter-switch links including at least one inter-switch link coupled between the first...
|
|
|
8036874 |
Software executing device and co-operation method
There is provided with a software executing device co-operating with a hardware circuit or a hardware simulator, including: a software executing unit configured to execute a software; an execution...
|
|
|
8037225 |
Communication system with host and device role switching features
In a communication system, one of a plurality of communication apparatuses that acts as a host controls data transmission and the other communication apparatuses that act as devices perform data...
|
|
|
8028186 |
Skew management in an interconnection system
An interconnection system is described where data lanes may be exchanged between lines at intervals along a transmission path so that the differential time delay between bits on a plurality of the...
|
|
|
8019919 |
Method for enhancing the memory bandwidth available through a memory module
A method for enhancing the memory bandwidth available through a memory module of a memory system is provided. The memory system includes a memory hub device integrated in a memory module. The...
|
|
|
8006026 |
Multi-port memory and computer system provided with the same
A multi-port memory, comprising: m (m≧2) input/output ports independent of one another; n (n≧2) memory banks independent of one another; and a route switching circuit capable of optionally set...
|
|
|
8006025 |
Architecture for an output buffered switch with input groups
Embodiments of the present invention provide a system that transfers data between the components in the computer system through a switch. In these embodiments, the switch includes multiple switch...
|
|
|
8006021 |
Processor local bus bridge for an embedded processor block core in an integrated circuit
A processor local bus bridge for a processor block ASIC core for embedding in an IC is described. A core logic-to-core logic bridge includes a slave processor local bus interface, a crossbar switch...
|
|
|
7996592 |
Cross bar multipath resource controller system and method
A cross bar multipath resource controller system and method permit multiple processors in a computer system to access various resource of the computer system, such as memory or peripherals, with...
|
|
|
7934046 |
Access table lookup for bus bridge
Cross-bar segment routing and access table address remapping functions are combined within a cross-bar of a system-on-a-chip. In this manner, address remapping may occur prior to segment routing....
|
|
|
7930464 |
Scalable memory and I/O multiprocessor systems
A multiprocessor system comprises at least one processing module, at least one I/O module, and an interconnect network to connect the at least one processing module with the at least one...
|
|
|
7925816 |
Architecture for an output buffered switch with input groups
Embodiments of the present invention provide a system that transfers data between the components in the computer system through a switch. In these embodiments, the switch includes multiple switch...
|
|
|
7924052 |
Field programmable gate array architecture having Clos network-based input interconnect
A cluster internal routing network for use in a programmable logic device with a cluster-based architecture employs a Clos network-based routing architecture. The routing architecture is a...
|
|
|
7912998 |
DMA access systems and methods
Methods and systems for performing direct memory access (DMA) transfers are described. An invalidate queue (or other storage device) contains an entry associated with a DMA transfer in progress. If...
|
|
|
7913028 |
Data processing system having multiplexed data relaying devices, data processing aparatus having multiplexed data relaying devices, and a method of incorporating data relaying devices in data processing system having multiplexed data relaying devices
When a new data relaying device that has yet to have configuration information set therein is incorporated, the configuration information of an existing data relaying device is copied to the new...
|
|
|
7908422 |
System and method for a distributed crossbar network using a plurality of crossbars
A system and method for single hop, processor-to-processor communication in a multiprocessing system over a plurality of crossbars are disclosed. Briefly described, one embodiment is a...
|
|
|
7904632 |
Connection device for selecting an optimum receiver
A connection device for selecting an optimum receiver includes a single first port, in which a transmitter is connected via a bidirectional type cable, and a plurality of second ports, in which a...
|
|
|
7893941 |
Intelligent video graphics switcher
Methods and apparatus are provided for efficiently and intelligently communicating characteristic information in video graphics switcher environments. An intelligent video graphics switcher obtains...
|
|
|
7890683 |
Communication system that exchanges host and device roles of first and second communication apparatuses
In a communication system, one of a plurality of communication apparatuses that acts as a host controls data transmission and the other communication apparatuses that act as devices perform data...
|
|
|
7886106 |
USB sharing switch with automatic switching capabilities
A USB printer sharing switch device with automatic switching capabilities is provided for multiple computers to share a USB printer. The sharing switch device transfers USB data between the...
|
|
|
7881321 |
Multiprocessor node controller circuit and method
A multiprocessor computer system includes a first and second node controller, a number of processors being connected to each node controller, a memory connected to each node controller, a first...
|
|
|
7873775 |
Multiple processor system and method including multiple memory hub modules
A processor-based electronic system includes several memory modules arranged in first and second ranks. The memory modules in the first rank are directly accessed by any of several processors, and...
|
|
|
7873785 |
Multi-core multi-thread processor
A processor is provided. The processor includes at least two cores. The at least two cores have a first level cache memory and are multi-threaded. A crossbar is included. A plurality of cache bank...
|
|
|
7869440 |
Efficient splitting and mixing of streaming-data frames for processing through multiple processing modules
Streaming data is processed through one or more pipes of connected modules including mixers and/or splitters. The data is carried in composite physically allocated frames having virtual subframes...
|
|
|
7852836 |
Reduced arbitration routing system and method
A system and method for routing packets from one node to another node in a system having a plurality of nodes connected by a network. A node router is provided in each node, wherein the node router...
|
|
|
7830172 |
Accessing user registers in an integrated circuit
Access is provided to user registers of a user design implemented on an integrated circuit (IC). A memory of the IC is initialized with instructions, and a portion of the programmable logic and...
|
|
|
7831748 |
Extended USB protocol with selective broadcast mechanism
An extension to the Universal Serial Bus (USB) protocol that utilizes reserved bits in the OHCI Endpoint Descriptors to signal which root hub port(s) should transmit the data. Typically, all ports...
|
|
|
7822012 |
Sliced crossbar architecture with inter-slice communication
A method and apparatus includes identifying an address portion of a first message in an address slice of a switch, the first message associated with a first priority, the address portion of the...
|
|
|
7822909 |
Cross-bar switching in an emulation environment
A system and method are disclosed for crossbar switching in an emulation environment. The switch is designed to coordinate scheduling between different crossbars in the system and to be dynamically...
|
|
|
7814280 |
Shared-memory switch fabric architecture
A shared memory is described having a plurality of receive ports and a plurality of transmit ports characterized by a first data rate. A memory includes a plurality of memory banks organized in...
|
|
|
7813362 |
Communication apparatus, electronic apparatus, imaging apparatus
A communication apparatus is disclosed that includes a transmission circuit configured to transmit transmission data to a communication counterpart; a reception circuit configured to receive...
|
|
|
7809861 |
System memory map decoder logic
Methods and apparatus are provided optimizing system memory map decoder logic. A system is configured with multiple master and slave components. Using information known about the system...
|
|
|
7796597 |
Auto configuration of static rendezvous points using bootstrap router protocol messages from PIM SM
A process for configuring rendezvous points in switch routers of a PIM-SM network that includes static rendezvous point configuration and bootstrap router protocol messaging. A user will input...
|
|
|
7797476 |
Flexible connection scheme between multiple masters and slaves
The present invention describes a flexible routing scheme between masters and slaves in complex digital systems. The routing scheme is optimized for maximum versatility and configurability using...
|