|
Match
|
Document |
Document Title |
|
|
7173906 |
Flexible crossbar switching fabric
A crossbar switching fabric comprising a plurality of crossbar input ports and a plurality of crossbar output ports. The traffic from at least one source is directed to more than one of the...
|
|
|
7171542 |
Reconfigurable interface for coupling functional input/output blocks to limited number of i/o pins
A reconfigurable processor system n an intergrated circuit includes a processor core that operates on a set of instructions to carry out predefined processes. A plurality of input/output pins are...
|
|
|
7171504 |
Transmission unit
A transmission unit that improves communication quality by making effective use of a line to a blocked port in compliance with a spanning tree protocol. Bridges have bridge ports and communicate at...
|
|
|
7155557 |
Communication mechanism
The invention provides an interconnection architecture for semiconductor devices. Cross bar switches are traditionally placed in the center of the IC. However, this location may also be the...
|
|
|
7152137 |
Method for exchanging data between a plurality of subscribers by means of a data bus
The invention relates to a method for exchanging data between a plurality of subscribers (K 1 , K 2 , K 3 , K) by means of a data bus. The subscribers are located in their totality in at least two...
|
|
|
7143196 |
System and method for span port configuration
A shared I/O subsystem for a plurality of computer systems. The shared I/O subsystem includes a plurality of ports that communicatively couple the computer systems to the shared I/O subsystem where...
|
|
|
7136959 |
Data storage system having crossbar packet switching network
A system interface having: a packet switching network; a cache memory; and a plurality of directors. One portion of such directors is adapted for coupling to a host computer/server and another...
|
|
|
7136958 |
Multiple processor system and method including multiple memory hub modules
A processor-based electronic system includes several memory modules arranged in first and second ranks. The memory modules in the first rank are directly accessed by any of several processors, and...
|
|
|
7133951 |
Alternate set of registers to service critical interrupts and operating system traps
A processor includes a set of general purpose registers that are used when executing generic tasks and a set of exception registers that is dedicated for servicing specific exceptions. When a task...
|
|
|
7124410 |
Distributed allocation of system hardware resources for multiprocessor systems
A method is provided for allocating system resources across multiple nodes of a system communicating through a hardware device. The method provides for allocation of transaction units or...
|
|
|
7117287 |
History FIFO with bypass wherein an order through queue is maintained irrespective of retrieval of data
An apparatus and method for maintaining a circular FIFO (first-in, first-out) queue in an I/O (input-output) subsystem of a computer system such as a server, workstation, or storage machine. The...
|
|
|
7096310 |
Switch configurable for a plurality of communication protocols
In at least some embodiments of the invention, a system may comprise a plurality of electronic devices adapted to send and receive data, wherein each electronic device uses any one of a plurality...
|
|
|
7093058 |
Single request data transfer regardless of size and alignment
A method, computer system and set of signals are disclosed allowing for communication of a data transfer, via a bus, between a master and a slave using a single transfer request regardless of...
|
|
|
7093041 |
Dual purpose PCI-X DDR configurable terminator/driver
A dual purpose PCI-X DDR configurable terminator/driver providing programmable termination of the interface in a PCI-X system a plurality of N-channel devices divided into at least two groups and a...
|
|
|
7089346 |
Method of operating a crossbar switch
The present invention relates to a method of operating a crossbar switch ( 1 ) having a control logic ( 2 ) and n input ports (i — 0 , . . . , i_n- 1 ) and m output ports (o — 0 , . . . , o_m-...
|
|
|
7076595 |
Programmable logic device including programmable interface core and central processing unit
A programmable logic device (PLD) includes a central processing unit (CPU) and a programmable interface coupled to the CPU, wherein the programmable interface includes a core designated by a user....
|
|
|
7076594 |
Apparatus and method for preventing one way connectivity loops in a computer network
Ports of a switch are assigned by a person, for example a network manager, to be for communication up the spanning tree toward the root switch (“up ports”), or down the spanning tree away from...
|
|
|
7062596 |
Self-synchronizing half duplex matrix switch
A datalink for a system of N computers, and M monitors and peripheral devices is described. Separate state machines are provided for each switched computer, and separate state machines for each...
|
|
|
7062586 |
Method and apparatus for communication within a programmable logic device using serial transceivers
Method and apparatus for communication within a programmable logic device using serial transceivers is described. In an example, an integrated circuit includes a first module and a second module....
|
|
|
7058751 |
Packet switch
The packet switch performs a scheduling process by selecting a unicast packet or a multicast packet to be output from each of N input buffers such that input lines and output lines cannot conflict...
|
|
|
7058750 |
Scalable distributed memory and I/O multiprocessor system
A multiprocessor system comprises at least one processing module, at least one I/O module, and an interconnect network to connect the at least one processing module with the at least one...
|
|
|
7058738 |
Configurable PCI express switch which allows multiple CPUs to be connected to multiple I/O devices
A configurable switch that enables multiple CPUs to be connected to multiple I/O devices through a single switch. The switches can be cascaded to enable more CPUs and/or more I/O devices in the...
|
|
|
7057412 |
Configurable crossbar switch
A configurable crossbar switch is provided between the signaling I/O and the IP block in a programmable logic resource. A programmable logic resource receives input data via an I/O port. This data...
|
|
|
7051150 |
Scalable on chip network
A scalable network for supporting an application using processing elements including ports, an interconnect, port interfaces, and an arbiter. Each port conforms to a consistent port interface...
|
|
|
7047350 |
Data processing system having a serial data controller
A data processing system ( 30 ) includes two processors ( 70, 80 ) and a serial data controller ( 36 ) for selectively multiplexing serial data signals between one or more of a plurality of serial...
|
|
|
7043596 |
Method and apparatus for simulation processor
A method and apparatus for computation is provided. A main cluster crossbar is connected to a plurality of statically scheduled routing processors. A first sub-cluster crossbar is associated with a...
|
|
|
7039750 |
On-chip switch fabric
A system for communication on a chip. The system includes an on-chip communication bus including plural tracks, and a plurality of stations that couple a plurality of on-chip components to the...
|
|
|
7039736 |
Systems and methods for accessing bus-mastered system resources
Disclosed are systems and methods for providing access to bus-mastered system resources comprising disposing a bus multiplexer between a first bus and a bus access arbiter, wherein the first bus is...
|
|
|
7028134 |
Crossbar integrated circuit with parallel channels for a communication device
Communication circuitry is comprised of processing circuitry, parallel channels, and crossbar integrated circuits. The processing circuitry exchanges the communications between communication links...
|
|
|
7028118 |
Multi-channel buffered serial port debugging
In digital signal processors serial data is passed in out and of the chip in a time division multiplexed (TDM) fashion. The TDM stream consists of many independent channels of serial data. The...
|
|
|
7028110 |
Computer and computer system having security features
A computer device with switching function comprises a connector for input/output devices, at least one internal computer, at least one connector for an external computer, and a switching unit for...
|
|
|
7020131 |
System and method for hierarchical switching
A system and method have been provided for hierarchically arbitrating in a broadband information switching network. The method promotes the fair and efficient distribution of information packets...
|
|
|
7013361 |
Routing switcher with variable input/output architecture
Conventional routing switchers have employed a fixed architecture, i.e. the input and output connectors of the switching matrix are fixed in function. Prior art routing switchers use fixed matrix...
|
|
|
6995656 |
Switching device comprising local decoding means
The invention relates to a switching device comprising a plurality of inputs and outputs which are interconnected by a matrix of interconnection points for transmitting electric signals supplied...
|
|
|
6993621 |
Data storage system having separate data transfer section and message network with plural directors on a common printed circuit board and redundant switching networks
A system interface includes a plurality of first director boards. Each one of the first director boards has a plurality of first directors and a crossbar switch having input/output ports coupled to...
|
|
|
6988162 |
High-speed router with single backplane distributing both power and signaling
A high-speed, high-power modular router is disclosed. As opposed to conventional designs using optical backplane signaling and/or bus bars for power distribution, the disclosed embodiments combine...
|
|
|
6988154 |
Memory interface and method of interfacing between functional entities
A data and signal interface for controlling the transfer of data and signals between a memory array and macro function such as that of a digital signal processor (DSP) core. In one embodiment, the...
|
|
|
6981090 |
Multiple use of microcontroller pad
A circuit arrangement permits a microcontroller wirebond pad to be configured to be an analog or digital input or output. The circuit arrangement uses any of a plurality of switching configurations...
|
|
|
6981057 |
Data storage with stored location data to facilitate disk swapping
A first image processing system, a second image processing system, a first storage system and a second storage system communicate over a high bandwidth switch. The switch connects the first...
|
|
|
6978341 |
Computer, a method of connecting devices to data bus controllers, a method of allocating the bandwidth of a plurality of data bus controllers and apparatus therefor
A computer having a plurality of data bus controllers, a plurality of grouped controller ports and a plurality of connection elements for connecting the controllers to the ports, wherein each...
|
|
|
6978340 |
I/O multiplexer and pin controller with serial and parallel capabilities for microprocessor based engine control
A controller 12 has an I/O crossover switching network 14 , an optional I/O network expansion 16 , a plurality of serial I/O shifters 18 , a clock generator 20 and I/O control logic 22 ....
|
|
|
6973078 |
Method and apparatus for implementing low latency crossbar switches with integrated storage signals
A digital crossbar switch utilizes an asynchronous RAM to provide high density and low latency storage and a write enable pulse generator to generate write enable pulses that are independent of the...
|
|
|
6970967 |
Crossbar circuit having a plurality of repeaters forming different repeater arrangements
A crossbar circuit ( 30, 40, 50, 60, 70, 80, 90, 100 ) having programmable repeater structures adapted to allow configuration of the crossbar with inputs at multiple sides of the crossbar die. A...
|
|
|
6961803 |
Sliced crossbar architecture with no inter-slice communication
A method and apparatus includes identifying a first portion of a first message in a first slice of a switch, the first message associated with a first priority, the first portion of the first...
|
|
|
6954821 |
Crossbar switch that supports a multi-port slave device and method of operation
A crossbar switch ( 12 ) arbitrates for access from multiple bus masters ( 14, 16, 18, 20 and 22 ) to multiple addressed slave ports ( 3 and 4 ) that have overlapping address ranges. In one...
|
|
|
6950893 |
Hybrid switching architecture
A hybrid switching module includes a hybrid switching module processor data channel; a hybrid switching module main data channel; an input/output link data channel; a switch coupled to the hybrid...
|
|
|
6940308 |
Interconnection network for a field programmable gate array
An interconnection network architecture which provides an interconnection network which is especially useful for FPGAs is described. Based upon Benes networks, the resulting network interconnect is...
|
|
|
6934788 |
Port expansion peripheral module system
A user configurable, modular port expansion system allows the user of a host system such as a USB-enabled personal computer to customize a desired configuration of one or more peripheral device...
|
|
|
6931472 |
Integrated circuit and information processing device
In an LSI system using an on-chip bus, when a transfer on the bus is delayed due to a fully loaded buffer in a destination module, a source module cannot proceed to the next processing. Such an...
|
|
|
6928509 |
Method and apparatus for enhancing reliability and scalability of serial storage devices
A method, system and apparatus for providing inter-connective access of a plurality of controllers to a plurality of serial storage devices are provided. Serial storage devices are provided with a...
|