|
Match
|
Document |
Document Title |
|
|
6934788 |
Port expansion peripheral module system
A user configurable, modular port expansion system allows the user of a host system such as a USB-enabled personal computer to customize a desired configuration of one or more peripheral device...
|
|
|
6934791 |
Digital device, bridge circuit, and method
Briefly, in accordance with one embodiment, a bridge circuit is provided that includes a plurality of signal ports. At least one of the plurality of signal ports may be capable of being coupled to...
|
|
|
6934789 |
Interface, structure and method for transmitting data of PCI bus which uses bus request signal for judging whether a device supporting dual transmission mode
A bus data interface, structure and method for transmitting the data of a PCI bus is disclosed. The bus data interface comprises a high-bit transmitting buffer, a low-bit transmitting buffer, a...
|
|
|
6928508 |
Method of accessing a remote device from a host by mapping an address of the device to a memory address of the host
A protocol for facilitating access to a local input/output device of a remote node across a network. The local input/output device is configured according to a local communication technology (e.g.,...
|
|
|
6928509 |
Method and apparatus for enhancing reliability and scalability of serial storage devices
A method, system and apparatus for providing inter-connective access of a plurality of controllers to a plurality of serial storage devices are provided. Serial storage devices are provided with a...
|
|
|
6925519 |
Automatic translation from SCSI command protocol to ATA command protocol
A device generally comprising a first circuit and a second circuit. The first circuit may be configured to (i) communicate with a host via a first bus (ii) using a small computer system interface...
|
|
|
6907487 |
Enhanced highly pipelined bus architecture
A bus agent that may be used in an enhanced highly pipelined bus architecture. In one embodiment, the bus agent includes a control interface to drive a control signal at a clock frequency, an...
|
|
|
6901471 |
Transceiver macrocell architecture allowing upstream and downstream operation
A system wherein a signal over a Universal Serial Bus (USB) interface is received by a receiver component. A mixed signal block utilizes a mixed signal interface to transmit the signal to a...
|
|
|
6895447 |
Method and system for configuring a set of wire lines to communicate with AC or DC coupled protocols
A universal bus communicates information by one of plural bus protocols. A bus protocol selector is operable to select one of the plural bus protocols associated with a device interfaced with an...
|
|
|
6892267 |
Method for message transmission exploiting unused device addresses
A computer-readable media for transmitting data from a computer system comprising a processor, a bus with at least a first address for which no device is available and an element connected between...
|
|
|
6889284 |
Method and apparatus for supporting SDRAM memory
A memory translation hub comprising a memory channel interface, a memory bus interface, and a command generator coupled to the memory channel interface and to the memory bus interface. The memory...
|
|
|
6886049 |
Multi-function interface for connectivity between a communication device and a host
A multi-function interface which allows connectivity between a communication device and a host is provided. The multi-function interface includes a plurality of logical devices which provide...
|
|
|
6886057 |
Method and system for supporting multiple bus protocols on a set of wirelines
A universal bus communicates information by one of plural bus protocols. A bus protocol selector is operable to select one of the plural bus protocols associated with a device interfaced with an...
|
|
|
6883058 |
Method for implementing PC card bus compatible element on application PCI bus based apparatus and circuits therefor
The present invention is a method of providing a bus switching device on an application PCI bus based apparatus for separating a command bus from data buses of a PCI bus; and providing a CPU on the...
|
|
|
6880033 |
Methods for configuring separate accessibility of each channel of a dual channel SCSI chip
A method for configuring channels of a dual channel SCSI chip is provided which includes setting at least one bit in a first configuration space within a first channel control in the dual channel...
|
|
|
6874093 |
Remotely powerable device with powerability indicator for selectively indicating a backward wired device condition and a remotely powerable device condition
The invention is directed to techniques for discovering a powerability condition of a computer network such as the existence of a remotely powerable device attached to a connecting medium of the...
|
|
|
6862649 |
Behavioral translation of datalink messages between different protocols and platforms
The digital communication system (DCS) provides communication between users utilizing digital communication protocols. The DCS includes a first protocol interface system in communication with a...
|
|
|
6862643 |
USB compound device operates a plurality of devices by using the same USB logic circuit and the method for implementation thereof
A Universal Serial Bus (USB) compound device and the method for implementation thereof are disclosed. The USB compound device does not include an embedded hub but simulates a hub by a circuit or...
|
|
|
6862648 |
Interface emulation for storage devices
An interface adapter is provided that allows a host device that communicates through a first interface protocol, such as a Fiber Channel compliant interface or a SCSI compliant interface, to...
|
|
|
6859854 |
Universal storage interface bus
A Universal Storage Interface Bus external storage device includes an IDE storage device, a ribbon cable, an USIB connector conversion board, an USIB interface conversion device containing an USIB...
|
|
|
6851001 |
Address remapping for a bus
The invention relates to an address remapper for a two wire serial bus. This remapper connects two sections of the bus, and is generally transparent, except when it receives an address; in this...
|
|
|
6836839 |
Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements
The present invention concerns a new category of integrated circuitry and a new methodology for adaptive or reconfigurable computing. The preferred IC embodiment includes a plurality of...
|
|
|
6832283 |
Method for addressing network components
Method for addressing components of a first network, especially in the case of data bus systems in transport vehicles, in which each component is assigned a first address for the mutual...
|
|
|
6829672 |
Electronic flash memory external storage method and device
An electronic flash memory external storage method and device for data processing system, comprising firmware which directly controls the access of electronic storage media and implements standard...
|
|
|
6826639 |
Hierarchical display of multilevel protocol for communication data
A hierarchical display of protocol layers for communication data. Fields of the communication data are converted into field cells where each field cell has a text field and a field descriptor. The...
|
|
|
6826628 |
PCI-PCMCIA smart card reader
A method and apparatus is disclosed for implementing an integrated video card and smart card reader. A single processor is used to perform both video and smart card reader functions. The processor...
|
|
|
6823232 |
Drive controller operator interface and serial protocol
A drive controller operator interface and serial protocol therefor are provided for controlling electric motors and other electrical devices which are typically powered by inverters that convert...
|
|
|
6816938 |
Method and apparatus for providing a modular system on-chip interface
A system on-chip interface device includes a plurality of cores comprising core systems a plurality of standard interfaces interfaced to the plurality of cores a system bus, an on-chip bus, a...
|
|
|
6813675 |
Chipset with LPC interface and data accessing time adapting function
A chipset with LPC interface and data accessing time adapting function is proposed. The chipset comprises an LPC slave controller connected to an LPC master controller in a main controller, a...
|
|
|
6813676 |
Host interface bypass on a fabric based array controller
The present invention is directed to a host interface bypass on a fabric based array controller. An apparatus of the present invention may include an external electronic device suitable for...
|
|
|
6813669 |
Agent provided by USB device for executing USB device dependent program in USB host
When a universal serial bus (USB) device is plugged in, the USB device enumerates as a “mass storage device” (or any device capable of input) even though the device is not actually a “mass...
|
|
|
6807601 |
Data processing device having a plurality of state-machine parts
In a data processing device connectable to a bus, a plurality of function parts can be operated at the same time so that data transfer between buses or within the device can be efficiently...
|
|
|
6804698 |
Data transfer
A data reception unit for receiving a plurality of data streams over a data channel. The data streams are received as amounts of data, each amount of data comprising a data portion including data...
|
|
|
6801834 |
Data library system having movable robotic librarian operable for accessing statically mounted drives
An automated data library system includes a data library housing drive clusters. The drive clusters include drive arrays of disk drives. The drive clusters are statically mounted within the data...
|
|
|
6801975 |
Parallel SCSI host adapter and method for fast capture of shadow state data
A parallel SCSI host adapter includes a SCSI bus port and a host I/O bus port. The parallel SCSI host adapter takes a snapshot of state data for a first data channel coupling the SCSI bus port to...
|
|
|
6801974 |
Method of filtering events in a combinational computing device
A method for filtering events in a computing system using a low power device, Personal Data Assistant is provided. The filtering is done without the involvement of the processor of the computing...
|
|
|
6799232 |
Automatic byte swap and alignment for descriptor-based direct memory access data transfers
A physical interface card for connection to a data bus associated with a data network node is provided. The physical interface card is adapted to perform without supervision from other data bus...
|
|
|
6792495 |
Transaction scheduling for a bus system
A method of and apparatus for communicating data using a hub. The method includes the step of buffering a single transfer request received at a hub during a transaction between the hub and a host...
|
|
|
6789153 |
Bridge for coupling digital signal processor to on-chip bus as slave
A bridge for connecting a DSP to an ASIC on-chip bus as a slave. The bridge couples signals between a DSP internal memory direct memory interface and an on-chip bus such as the AMBA AHB. The bridge...
|
|
|
6789154 |
Apparatus and method for transmitting data
In a specific embodiment, a system for providing video is disclosed, the system having a system bus, which in one embodiment is an Advanced Graphics Port (AGP) bus. The system bus is connected to a...
|
|
|
6785760 |
Performance of a PCI-X to infiniband bridge
Communication from a processor in a computer system to a remote input/output (I/O) unit in an expansion drawer using a Peripheral Component Interface (PCI) protocol is optimized to improve system...
|
|
|
6779066 |
Module having application-specific program stored therein
Once attached to a slot of a personal digital assistant PDA, a card module CM executes an application-specific program and transmits a result obtained thereby to the personal digital assistant PDA....
|
|
|
6779070 |
Data transaction through a bridge
The present disclosure relates to a method and apparatus to improve the transmission of data between two or more buses, wherein a bridge is used to predict a characteristic of a data transaction...
|
|
|
6772264 |
Enabling a docking station for ISA adapters
A docking station system for use with a computer system which includes an externally accessible PC Card interface for transferring signals conforming to the PC Card standard to a docking station...
|
|
|
6772253 |
Method and apparatus for shared system communication and system hardware management communication via USB using a non-USB communication device
System and method in a USB environment for providing secondary management channel access to a managed system via a communications device connected to the managed system. The communications device...
|
|
|
6766406 |
Field programmable universal serial bus application specific integrated circuit and method of operation thereof
The present invention provides a field programmable universal serial bus application specific integrated circuit and a method of operation thereof. In one advantageous embodiment, the field...
|
|
|
6763417 |
Fibre channel port adapter
A method of adapting a native ESCON director to provide fibre channel switching capability includes providing a fibre channel port adapter comprising one or more boards that can be installed into...
|
|
|
6760855 |
System and method for reducing a ground bounce during write by selectively delaying address and data lines with different multiple predetermined amount of delay
The present invention relates to a method and related structure for reducing ground bounce during write operations from a microprocessor. More specifically, the address and data signal lines of the...
|
|
|
6760802 |
Time-out counter for multiple transaction bus system bus bridge
The time-out counter of this invention provides a capability in a bus bridge for a first bus master to generate a time-out interrupt on reads from a second bus device if it is not given control of...
|
|
|
6757762 |
Multi-mode processor bus bridge
A processor bus bridge includes a buffer space disposed between a first bus and a second bus. The first bus is operated in a first mode by a first processor and the second bus is operated in a...
|