|
Match
|
Document |
Document Title |
|
|
7617348 |
Bus interface controller for cost-effective high performance graphics system with two or more graphics processing units
A bus interface controller manages a set of serial data lanes. The bus interface controller supports operating a subset of the serial data lanes as a private bus.
|
|
|
7613864 |
Device sharing
An interconnect apparatus, for example a switch, supports PCI-Express. The apparatus has a first plurality of ports configurable as upstream ports, each connectable to a respective host, and at...
|
|
|
7610447 |
Upgradable memory system with reconfigurable interconnect
Described herein is a point-to-point memory communications architecture, having a point-to-point signal line set associated with each of a plurality of connectors or module positions. When the...
|
|
|
7610431 |
Configuration space compaction
In an interconnect apparatus for interconnecting at least one host to at least a plurality of presentation registers provide a presentation interface for the device to the host. The interconnect...
|
|
|
7610427 |
Functional module card for transferring digital broadcasting signal using a clock generated based on a synchronous signal extracted from a received data signal
A functional module card and a host apparatus according to the present invention can constitute the digital broadcasting receiver apparatus. The functional module card includes a card controller...
|
|
|
7606960 |
Apparatus for adjusting a clock frequency of a variable speed bus
An embodiment involves throttling a bus frequency based upon incoming arbitration requests from units or devices coupled to a bus. Arbitration circuitry monitors request rates from each requestor...
|
|
|
7603487 |
Hardware configurable hub interface unit
A data transfer apparatus with hub and ports includes design configurable hub interface units (HIU) between the ports and corresponding external application units. The configurable HIU provides a...
|
|
|
7603441 |
Method and apparatus for automatic configuration of multiple on-chip interconnects
A method and apparatus for automatic configuration of multiple on-chip interconnects have been described. In one embodiment, the invention reduces the configuration time of several on-chip network...
|
|
|
7600067 |
Methods for identifying bridge devices and systems thereof
Methods for identifying bridge devices and systems thereof. A bridge device receives a standard command. In response to the standard command, output information comprising at least one no-available...
|
|
|
7600066 |
Methods for identifying bridge devices and systems thereof
Methods for identifying bridge devices and systems thereof. A bridge device receives an undefined command. In response to the undefined command, output information comprising at least one...
|
|
|
7596652 |
Integrated circuit having processor and bridging capabilities
An apparatus according to one embodiment may include an integrated circuit. The integrated circuit may include a processor, a bridge, and circuitry capable of coupling the bridge and the processor...
|
|
|
7596650 |
Increasing availability of input/output (I/O) interconnections in a system
In one embodiment, the present invention includes an apparatus having a first interface to process data for communication according to at least first and second protocols, a second interface to...
|
|
|
7594060 |
Data buffer allocation in a non-blocking data services platform using input/output switching fabric
Data buffering allocation in a microprocessor complex for a request of memory allocation is supported through a remote buffer batch allocation protocol. The separation of control and data placement...
|
|
|
7594058 |
Chipset supporting a peripheral component interconnection express (PCI-E) architecture
The present computing system using PCI-E architecture includes at least one first PCI-E port, a first port-arbiter, a first URD logic, a microprocessor, a DARD logic and a device arbiter. The first...
|
|
|
7594056 |
Bridge and data processing method therefor
There is provided a bridge which connects between a primary bus and secondary bus. The bridge reads out a descriptor from a primary memory of the primary bus, reads out a status from a secondary...
|
|
|
7594055 |
Systems and methods for providing distributed technology independent memory controllers
Systems and methods for providing distributed technology independent memory controllers. Systems include a computer memory system for storing and retrieving data. The system includes a memory bus,...
|
|
|
7590790 |
Bus device
A bus device is used with a computer system. In the bus device, a bus-interfaced host performs data transmission in a first mode in response to a first command resulting from certain software...
|
|
|
7590787 |
Apparatus and method for ordering transaction beats in a data transfer
A microprocessor including a cache memory and bus interface logic. The bus interface logic is interfaced with request signals and data signals and includes a request interface and a response...
|
|
|
7590146 |
Information processing unit
The object of the invention is to enhance data transmission efficiency by considering a clock frequency, a data transmission method and a data storage method. To achieve the object, an information...
|
|
|
7587717 |
Dynamic master/slave configuration for multiple expansion modules
A computing system having expansion modules. One of the expansion modules is identified as a master module. The other modules act as slaves to the master module. The central processing unit routes...
|
|
|
7581049 |
Bus controller
A single bus apparatus enables the simultaneous execution of both high-speed data transfer, which requires real time operation, and low-speed data transfer. At least one of slaves I/F 22 - 0, 22 -...
|
|
|
7581040 |
Interface circuit, system device using the interface circuit, and data interface method, the interface circuit performing data transfer between a host and a peripheral device
An interface circuit performing data transfer between a host device and a peripheral device, which includes at least two interface blocks; and a card identification circuit configured to access the...
|
|
|
7577789 |
Upgradable memory system with reconfigurable interconnect
Described are systems that employ configurable on-die termination elements that allow users to select from two or more termination topologies. One topology is programmable to support rail-to-rail...
|
|
|
7577782 |
Application programming interface for data transfer and bus management over a bus structure
In a first embodiment, an applications programming interface (API) implements and manages isochronous and asynchronous data transfer operations between an application and a bus structure. During an...
|
|
|
7577781 |
Bus system for use with information processing apparatus
A processor bus linked with at least a processor, a memory bus linked with a main memory, and a system bus linked with at least an input/output device are connected to a three-way connection...
|
|
|
7577779 |
Method and system for a RFIC master
Methods and systems for a RFIC master are disclosed. Aspects of one method may include configuring an on-chip programmable device that may function as a master on a bus that has at least one device...
|
|
|
7574552 |
Target device to be connected to IEEE 1394 serial bus
A target device is provided which is connected to a controller device via IEEE 1394 serial bus, and to an HDD via USB. The target device comprises: an IEEE 1394 interface for sending and receiving...
|
|
|
7574550 |
Guaranteed isochronous services method and apparatus in bridged LAN
Provided are a guaranteed isochronous services method and apparatus in bridged LAN. Isochronous streams are transmitted through bridges to a plurality of listener stations in a distributed network,...
|
|
|
7574549 |
Bridge design for SD and MMC multiplexing
A method for determining direction of signal transmission in a bi-directional signal line, including sampling data signals at two terminals, A and B, enabling data flow from A to B when data flow...
|
|
|
7574546 |
Methods and apparatus for requesting and receiving a print job at a printer
The present invention relates to methods and apparatus for requesting and receiving print jobs over a communications network. In particular, the present invention enables a user to obtain print...
|
|
|
7574545 |
Method and apparatus for controlling a document output device with a control request stored at a server
The present invention relates to methods and apparatus for controlling a document output device. A control request for controlling the document output device is forwarded from a client device to a...
|
|
|
7571273 |
Bus/device/function translation within and routing of communications packets in a PCI switched-fabric in a multi-host environment utilizing multiple root switches
A computer-implemented method, apparatus, and computer program product are disclosed for bus/device/function (BDF) translation and routing of communications packets through a fabric that utilizes...
|
|
|
7565470 |
Serial bus device with address assignment by master device
The present invention offers a daisy chain serial bus system. For bus construction, the slave device has a first data transmission port to transfer serial data with its upward connected device and...
|
|
|
7562176 |
Apparatus and methods for clustering multiple independent PCI express hierarchies
Apparatus, systems and methods for clustering multiple PCI Express hierarchies to enable access of components in different hierarchies. Each PCI Express hierarchy includes a root device as well as...
|
|
|
7562174 |
Motherboard having hard-wired private bus between graphics cards
A motherboard includes two bus connectors. Each connector has contact positions for a set of serial data lanes. A private bus is formed in the motherboard to couple a subset of the serial data...
|
|
|
7561565 |
VXS payload module having a storage module and method
A multi-service platform system ( 100 ) includes a VXS backplane ( 104 ), a switched fabric ( 106 ) operating on the VXS backplane, a parallel bus ( 108 ) operating coincident with the switched...
|
|
|
7561163 |
Detecting connection topology in a multi-processor graphics system
Multiple graphics processors in a graphics processing system are interconnected in a unidirectional or bidirectional ring topology, allowing pixels to transferred from any one graphics processor to...
|
|
|
7558901 |
Apparatus and method for connecting processor to bus
An apparatus and method for connecting a processor to buses. The apparatus includes a multiplexer which, when addressing information indicating the address of a first memory connected to a...
|
|
|
7558898 |
Port replicating apparatus
A docking assembly including a port replicating apparatus is disclosed. The docking assembly includes a port replicating apparatus including (i) a housing having a major dimension defined by a...
|
|
|
7552362 |
Bridge, error notification method therefor and system
In a bridge which connects between an expansion bus of a primary system and that of a secondary system, a local error such as an expansion bus error and CPU hang-up which occurs in the secondary...
|
|
|
7549008 |
Interface adapter for a portable media player device
A “smart cable” that connects one or more peripheral devices to a digital media player having multiple, different types of input and/or output connections.
|
|
|
7547991 |
Redundancy power for communication devices
A system and method to provide redundant power to a failing line in a communication device within a communication network supporting the transmission and reception of data. Through the use of a...
|
|
|
7545822 |
Information communication system, information communication method, information signal processing device and information signal processing method, and storage medium
When a plurality of information signal processing apparatuses are connected via IEEE 1394 communication control buses, these buses are connected via bridges, and bus reset occurs on a remote bus...
|
|
|
7543101 |
System of accessing data in a graphics system and method thereof
A central processor unit (CPU) is connected to a system/graphics controller generally comprising a monolithic semiconductor device. The system/graphics controller is connected to an input output...
|
|
|
7543094 |
Target readiness protocol for contiguous write
A method of performing contiguous write transactions on a processor bus according to an embodiment of the present invention includes detecting, by a bus agent, a request for a write cycle,...
|
|
|
7536494 |
Expandable slave device system with buffered subsystems
A system includes a first bus, a master device coupled to the first bus, and one or more subsystems coupled to the first bus. A respective subsystem includes a second bus, one or more slave devices...
|
|
|
7536493 |
Method and apparatus for identifying a service processor with current setting information
The aspects of the present invention provide a computer implemented method, an apparatus, and a computer usable program code for identifying a service processor with current setting information....
|
|
|
7533216 |
Device and method for simulating a hard disk
A device and a method for simulating a hard disk are disclosed. The device has a core logic chip, a main memory module and a setting module. The setting module is used to set the main memory module...
|
|
|
7526054 |
Method, article, and apparatus for a dynamic phase delay compensator
An apparatus, method, and article to dynamically adjust a data signal using a regenerated clock signal in an emulator to increase communication speed between the emulator and the evaluation board...
|
|
|
7525679 |
Efficient printer control electronics
An apparatus (such as a printer) including a combination engine controller circuit board having a integrated circuit (IC) chip configured to process (format) incoming data as well as to control the...
|