Match Document Document Title
7536494 Expandable slave device system with buffered subsystems  
A system includes a first bus, a master device coupled to the first bus, and one or more subsystems coupled to the first bus. A respective subsystem includes a second bus, one or more slave...
7533216 Device and method for simulating a hard disk  
A device and a method for simulating a hard disk are disclosed. The device has a core logic chip, a main memory module and a setting module. The setting module is used to set the main memory...
7526054 Method, article, and apparatus for a dynamic phase delay compensator  
An apparatus, method, and article to dynamically adjust a data signal using a regenerated clock signal in an emulator to increase communication speed between the emulator and the evaluation board...
7525679 Efficient printer control electronics  
An apparatus (such as a printer) including a combination engine controller circuit board having a integrated circuit (IC) chip configured to process (format) incoming data as well as to control...
7521950 Wafer level I/O test and repair enabled by I/O layer  
A 3D chip having at least one I/O layer connected to other 3D chip layers by a vertical bus such that the I/O layer(s) may accommodate protection and off-chip device drive circuits, customization...
7523245 Compact ISA-bus interface  
An I/O interface, compatible with industry standards, for interfacing a host to a peripheral device. The interface includes a clock signal, a bus, an address latch enable signal, a peripheral...
7519751 Method of generating an enable signal of a standard memory core and relative memory device  
A memory device is configured for communicating with one of two different serial protocols, respectively an LPC or an SPI protocol, as well as with a parallel communication protocol through a...
7519754 Hard disk drive cache memory and playback device  
A NOR emulating device using a controller and NAND memories can be used in a computer system in placed of the main memory or in place of the BIOS NOR memory. Thus, the emulating device can...
7519758 Method and apparatus for transmitting measurement data between an object detection device and an evaluation device  
An apparatus and a method for transmitting measurement data between an object-detection device and an evaluation device are provided, the evaluation device sending to the object-detection device...
7516345 Interface device for peripherals and priority control method thereof  
A peripheral interface device includes a plurality of ports, each of which supports corresponding ones of first interface methods; a plurality of interface converters each connected to respective...
7512731 Computer system and memory bridge for processor socket thereof  
A multi-processor computer system includes a memory bridge configured in a processor socket on a motherboard. The memory bridge module electrically connects a processor bus and a memory bus that...
7502883 USB integrated module  
USB integrated module. A modularized serial data module is disclosed for interfacing with a serial data line operating in accordance with a first serial data protocol that transmits/receives data...
7500041 Graphics processing unit for cost effective high performance graphics system with two or more graphics processing units  
A graphics processing unit is operable as an individual graphics processing unit. However the graphics processing unit has a mode of operation in which a private bus is formed with a second...
7500042 Access control device for bus bridge circuit and method for controlling the same  
An access control device having a number-of-waits setting circuit determining a wait periodicity corresponding to an operating speed of peripheral devices connected to a second bus according to an...
7500046 Abstracted host bus interface for complex high performance ASICs  
An interface is provided to couple an input/output device (e.g., a network interface unit) to one or more different host system buses without altering the configuration of the device (e.g., to...
7493440 Media access controller with power-save mode  
There is provided a media access controller with a power-save mode. Particularly, the media access controller of the present invention minimizes power loss by disabling clocks applied to all...
7487283 Apparatus for bridging two or more data communications interfaces  
An apparatus is provided for bridging two or more data communications interfaces. The apparatus includes a powered enclosure for receiving and powering one or more storage devices and one or more...
7487326 Method for managing metrics table per virtual port in a logically partitioned data processing system  
A method, computer program product, and distributed data processing system that allows a single physical I/O adapter, such as a PCI, PCI-X, or PCI-E adapter, to track performance and reliability...
7478188 System and method for connecting a WUSB device to multiple WUSB hosts  
A system for simultaneously associating a wireless USB device with multiple wireless USB hosts includes a wireless USB device, a plurality of wireless USB hosts, and means for simultaneously...
7475166 Method and system for fully trusted adapter validation of addresses referenced in a virtual host transfer request  
A method, computer program product, and distributed data processing system that allows a single physical I/O adapter, such as a PCI, PCI-X, or PCI-E adapter, to validate that a direct memory...
7467252 Configurable I/O bus architecture  
An I/O bus architecture is configurable so that I/O bandwidth may be re-allocated from one I/O slot or device to another. A first intermediate bus couples a system bus interface device to a first...
7457901 Microprocessor apparatus and method for enabling variable width data transfers  
A microprocessor including processor logic and sparse write logic which asserts address signals and request signals to provide an address and a request for a cache line memory write transaction,...
7457904 Methods and systems for a reference clock  
In at least some embodiments, a method comprises receiving an external card detection signal that indicates that a hot-pluggable card is coupled to a computer system and activating at least one...
7454550 Systems and methods for providing co-processors to computing systems  
Computing systems with conventional CPUs coupled to co-processors or accelerators implemented in FPGAs (Field Programmable Gate Arrays). One embodiment of the systems and methods according to the...
7454513 Interface link layer device for long delay connections  
An interface link layer device for use in a network having a first sub-network having one or more nodes, a second sub-network having one or more nodes and a long delay link via which the first and...
7454544 Input/output interface and device abstraction  
An electronic Input/Output Interface and device abstraction system used in gaming machines includes: a game central processing unit (game “CPU”); an intelligent input/output controller board...
7454552 Switch with transparent and non-transparent ports  
There are disclosed apparatus and methods for switching. Transparent and non-transparent ports are provided. Data units are transferred between the transparent ports, between the transparent and...
7451255 Hardware port scheduler (PTS) having register to indicate which of plurality of protocol engines PTS is to support  
According to one embodiment, an apparatus is disclosed. The apparatus includes a port having a plurality of lanes, a plurality of protocol engines. Each protocol engine is associated with one of...
7447827 Multi-port bridge device  
A bridge device electrically connected to a first AGP bus, a second AGP bus, and a PCI bus is provided. The bridge device has a first bridge, a second bridge, and a controller. The first bridge is...
7430252 Apparatus and method for WGIO phase modulation  
An apparatus and method for WGIO phase modulation are described. In one embodiment, the method includes the receipt of a high-speed data stream, encoded according to an 8b/10b code. Once received,...
7424580 Data transfer control device, electronic instrument, program and method of fabricating electronic instrument  
Information that is transferred through a bus BUS1 (conforming to IEEE 1394) is downloaded into a rewrite area storing device information (such as GUID or config ROM) and data transfer control...
7424564 PCI—express slot for coupling plural devices to a host system  
A PCI-Express slot for coupling devices to a host system is provided. The slot includes a PCI-Express connector that can couple at least two devices using at least two independent PCI-Express...
7421532 Switching with transparent and non-transparent ports  
There are disclosed apparatus and methods for switching. Transparent and non-transparent ports are provided. Data units are transferred between the transparent ports, between the transparent and...
7421507 Transmission of AV/C transactions over multiple transports method and apparatus  
Disclosed is a system and method for transmitting AV/C data over one or more transports. Further disclosed is a system and method for transmitting AV/C data over non-FCP communication media. The...
7418534 System on a chip for networking  
A system on a chip for network devices. In one implementation, the system on a chip may include (integrated onto a single integrated circuit), a processor and one or more I/O devices for...
7418521 Controller for bridging a host computer and networked laundry machines  
A laundry system has a plurality of laundry machines networked together and a remotely located host computer for collecting operation data and audit data from the laundry machines and to program...
7418536 Processor having systolic array pipeline for processing data packets  
A processor for use in a router, the processor having a systolic array pipeline for processing data packets to determine to which output port of the router the data packet should be routed. In one...
7415555 Bus bridge device  
A bus bridge device, which connects a first device executing a first process and a second device executing a second process in response to a request from the first device, includes a notifying...
7412588 Network processor system on chip with bridge coupling protocol converting multiprocessor macro core local bus to peripheral interfaces coupled system bus  
A network processor includes a system-onchip (SoC) macro core and functions as a single chip protocol converter that receives packets generating according to a first protocol type and processes...
7412554 Bus interface controller for cost-effective high performance graphics system with two or more graphics processing units  
A bus interface controller manages a set of serial data lanes. The bus interface controller supports operating a subset of the serial data lanes as a private bus.
7412553 Enhanced protocol conversion system capable of providing offloaded protocol instruction processing  
Systems are provided for the offloading of protocol control and conversion information within microprocessor-based systems. A converter controller comprises a first interface and protocol, as well...
7409486 Storage system, and storage control method  
A protocol chip and a bridge are connected to a first bus, while the bridge and a micro processor (MP) are connected to a second bus. The MP generates parameter information and writes it into a...
7404020 Integrated fibre channel fabric controller  
A fibre channel switch element with an integrated fabric controller on a single chip is provided. The fabric controller including a processor module that can control various switch element...
7398345 Inter-integrated circuit bus router for providing increased security  
An inter-integrated circuit port for providing increased security. An electrical connector for communicative coupling to an inter-integrated circuit bus is provided. A controller coupled to the...
7380018 Peripheral bus transaction routing using primary and node ID routing information  
A processing device includes one or more resources, a plurality of peripheral bus interfaces that support resource sharing with a plurality of other processing devices, a primary routing resources...
7376777 Performing an N-bit write access to an M×N-bit-only peripheral  
A system-on-chip (100) includes a 16-bit DSP (102), a 16-bit data bus (202) coupled to the DSP, at least one 32-bit-only peripheral (110), a 32-bit data bus (212) coupled to the peripheral, and a...
7376778 Audio device  
The present invention provides a digital bus circuit comprising: a bus conductor having two sections each connected to a pass circuit, each bus section being connected to two bus interfaces for...
7373450 Multi-layer bus system having a bus control circuit  
A multi-layer bus system includes an interconnect matrix, bus slaves, bus masters and a bus control circuit. The interconnect matrix has master connection ports and slave connection ports, and...
7366818 Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same  
An integrated circuit comprising a plurality of processing modules M, S and a network N; RN arranged for providing at least one connection between a first and at least one second module M, S is...
7363396 Supercharge message exchanger  
A system with a first random access memory (RAM), a second RAM, a first processor coupled to the first RAM and a second processor coupled to the second RAM. The first RAM is configured to store...