Match Document Document Title
8055826 Communication system and method for operation thereof  
A communication system comprises a multiplicity of slave units and a master unit. The slave units are coupled to one another via a first communication path and a second communication path, the...
8054619 Partial-slot card guide installation tool  
A partial-slot card guide installation tool comprises two opposing runners configured to register with grooves of a full-sized slot of a rack system, and two guides fixed relative to the two...
8046519 Coupling a specialty system, such as a metering system, to multiple control systems  
A metering system configured to couple to multiple specialty systems, such as a control system. At least some of the illustrative embodiments are processing units comprising a processor, a memory...
8041867 Method and apparatus for enhancing data rate of advanced micro-controller bus architecture  
A method for enhancing data rate of an advanced micro-controller bus architecture (AMBA) having an AHB system and an APB system includes simultaneously receiving control signals outputted from a...
8037228 Bridge device with page-access based processor interface  
An integrated circuit bridge device can include a first interface circuit coupled to a buffer circuit and a configurable in response to configuration information to receive command information,...
8032684 Programmable bridge header structures  
A computer system includes compute nodes coupled through a switch to shared or non-shared I/O devices. The switch includes a pool of bridge headers and virtual bridges coupling a root port of a...
8028116 Data transfer apparatus and data transfer method  
A data transfer apparatus for transferring data between a system bus and a local bus at a high speed is provided. A bus bridge 101 is connected between a system bus 132 and a local bus 137. Data...
8024501 Serial data interface system and method using a selectively accessed tone pattern generator  
A system and method performs speed and connection handshaking between Beta signal ports and/or Bilingual ports in a serial data interface system. A tone pattern generator (e.g., a flip-flop) can...
8024500 Universal peripheral connector  
A universal peripheral connector apparatus for a mobile device and in communication with the mobile device. The universal peripheral connector apparatus including: at least one universal serial...
8015326 Central processing apparatus, control method therefor and information processing system  
A plurality of system controllers 300 each comprising a memory medium 400 and an I/O device 500 under the control of the system controller 300 are connected to a CPU node 100 by way of a plurality...
8010730 Bus converter, semiconductor device, and noise reduction method of bus converter and semiconductor device  
A bus converter is disclosed that converts a signal of a synchronous bus into a signal of an asynchronous bus. The bus converter includes a control signal generation unit that generates n control...
8010724 12C/SMBus ladders and ladder enabled ICs  
I2C/SMBus ladders and ladder enabled ICs (devices) to enable daisy-chained I2C/SMBus communication. The devices are particularly useful in monitoring and/or servicing high-voltage battery stacks...
8010729 Image processing controller and image processing device  
A first interface receives image information and an output destination address from a first external device. A second interface transmits image information to a second external device at a lower...
8006021 Processor local bus bridge for an embedded processor block core in an integrated circuit  
A processor local bus bridge for a processor block ASIC core for embedding in an IC is described. A core logic-to-core logic bridge includes a slave processor local bus interface, a crossbar...
8006024 Multi-port system and method for routing a data element within an interconnection fabric  
The present invention relates generally to a generic fabric interconnect system and method for providing a data path between and among nodes and processing elements within an interconnection...
8006022 Data transmission device  
The invention relates to a data transmission device for transmitting data between a first bus system and a second bus system with a copy table (103) for providing an output sequence of data of the...
8001306 Interface unit and communication system having a master/slave structure  
An interface unit is provided for a communication system comprising a master unit and a plurality of slave units serially connecting the master unit via a double ring structure comprising a first...
7996594 Interrupt-driven link status feedback mechanism for embedded switches  
A computer implemented method, a tangible computer readable medium, and a data processing system intelligently propagate link status information received by a blade server to the various ports of...
7987310 Self-configuring bus for connecting electronic devices  
An apparatus for connecting electronic devices having a flexible cable bus housing containing a plurality of same or different communication and power channels extending along a length thereof and...
7984225 ASCII gateway to in-vehicle networks  
ASCII gateway to in-vehicle system provides bi-directional translation between multiplexed motor vehicle networks and industrial control and monitoring devices. Integrated hardware and software...
7979621 Transparent PCI-based multi-host switch  
A transparent PCI-based multi-host switch. A switch is configured with multiple north facing ports to couple the switch to multiple hosts. The multi-host switch can be included in a variety of...
7975092 Bus interface converter capable of converting AMBA AHB bus protocol into i960-like bus protocol  
The invention provides a bus interface converter for converting from AMBA AHB bus protocol to i960-like bus protocol. The converter comprises an AHB interface which can accomplish interface...
7970977 Deadlock-resistant bus bridge with pipeline-restricted address ranges  
A method of bridging a plurality of buses within a bus bridge can include determining whether a queue of the bus bridge includes a transaction request directed to a restricted address range and,...
7966439 Apparatus, system, and method for a fast data return memory controller  
A system controller includes a memory controller and a host interface residing in different clock domains. There is a time delay between the time when the memory controller issues a read command...
7966468 Apparatus, system, and method for fast read request transfer through clock domains  
A speculative transfer mechanism transfers a source synchronous read request from a first clock domain to a second clock domain. The address portion having address information is transferred to...
7962676 Debugging multi-port bridge system conforming to serial advanced technology attachment (SATA) or serial attached small computer system interface (SCSI) (SAS) standards using idle/scrambled dwords  
An embodiment of the present invention includes a communication system configured to conform to SATA or SAS standards and causing communication between one or more hosts and a SATA device. The...
7958182 Providing full hardware support of collective operations in a multi-tiered full-graph interconnect architecture  
A mechanism is provided for performing collective operations. In hardware of a parent processor in a first processor book, a number of other processors are determined in a same or different...
7953999 Semiconductor integrated circuit device and method of operating the same  
A semiconductor integrated circuit device is provided. The semiconductor integrated circuit device includes a central processing unit (CPU) configured to output first control signals in response...
7945722 Routing data units between different address domains  
Methods for routing data units and PCI Express switches are disclosed. A plurality of devices may be coupled to a corresponding plurality of physical interfaces, each physical interface having a...
7941583 Controlled frequency core processor and method for starting-up said core processor in a programmed manner  
Embodiments of the invention relate to a driven-frequency processor core. It comprises at least one processor, a non-volatile memory comprising a startup program, a bridge interconnecting buses...
7937447 Communication between computer systems over an input/output (I/O) bus  
Methods and apparatus are provided for improving communication between processors in separate computer systems. Components and peripherals in individual computer systems communicate using...
7934042 Voltage indicator signal generation system and method  
The present invention provides for a system comprising a peripheral component interface (PCI) host bridge. The PCI host bridge is configured to be coupled to a PCI bus, and to receive a system...
7934033 PCI-express function proxy  
Embodiments are described for executing embedded functions in endpoint devices by proxy in a shared PCI Express subsystem. The shared subsystem comprises a plurality of proxy devices coupled to a...
7930458 USB memory card reader having memory card identification  
A memory card reader is disclosed that includes a memory card slot adapted to allow insertion and extraction of a memory card, a universal serial bus port, and a communication controller adapted...
7930459 Coherent input output device  
According to some embodiments, data to be exchanged via a system input output interface may be determined at a processor. It may then be arranged to exchange the data via a coherent input output...
7930460 Universal measurement or protective device  
A measurement or protective device has an interface for establishing a connection to at least one measurement transducer and a further interface for connecting to a superordinate data bus. In...
7930464 Scalable memory and I/O multiprocessor systems  
A multiprocessor system comprises at least one processing module, at least one I/O module, and an interconnect network to connect the at least one processing module with the at least one...
7921249 Weakly ordered processing systems and methods  
The disclosure is directed to a weakly-ordered processing system and method of executing memory barriers in weakly-ordered processing system. The processing system includes memory and a master...
7921248 Configuration facility for the configuration of a time-triggered bus system  
A configuration facility is presented and specified, with at least one computer unit and a display device for the configuration of a time-triggered bus system. The bus system has at least two bus...
7917676 Efficient execution of memory barrier bus commands with order constrained memory accesses  
The disclosure is directed to a weakly-ordered processing system and method of executing memory barriers in weakly-ordered processing system. The processing system includes memory and a master...
7917730 Processor chip with multiple computing elements and external i/o interfaces connected to perpendicular interconnection trunks communicating coherency signals via intersection bus controller  
A multi-chip processor apparatus includes multiple processor chips on a substrate. At least one of the multiple processor chips includes a die with a primary interconnect trunk that communicates...
7917681 Switch and network bridge apparatus  
A PCI Express switch which connects a plurality of peripheral devices to an arbitrary one of a plurality of CPUs through an Ethernet is constituted by a plurality of upstream and downstream PCI...
7917729 System on chip IC with subsystem of multiple processing cores switch coupled to network protocol device and bus bridge to local system bus  
A System-on-Chip (SoC) component comprising a single independent multiprocessor subsystem core including a plurality of multiple processors, each multiple processor having a local memory...
7913026 Data transfer apparatus, information processing apparatus, and data transfer method  
Provided is a data transfer apparatus having a system bus interface 20 connected to an MC 51, a high-speed I/O bus interface connected to a high-speed I/O bus switch 54, a history selection...
7911967 Control and monitor signal transmission system  
A master station has a master-station transmission circuit that extracts a serial monitor signal so as to convert a control data signal into monitor data by changing a duty ratio of negative and...
7913022 Port interface modules (PIMs) in a multi-port memory controller (MPMC)  
Port Interface Modules (PIMs) are provided for ports of a Multi-Port Memory Controller. The PIMs include logic that is programmable to be compatible with different types of devices, processors or...
7908420 Processing system with millimeter wave host interface and method for use therewith  
A processing system includes a plurality of first circuit modules and a wired data bus, connected to the plurality of first circuit modules. A plurality of second circuit modules are coupled to an...
7903642 Multi-processor architecture for a device  
Aspects of the invention provide apparatuses and methods for composing a device with different types of multi-processor subsystems based on expected latency times and processing bandwidths. An...
7904632 Connection device for selecting an optimum receiver  
A connection device for selecting an optimum receiver includes a single first port, in which a transmitter is connected via a bidirectional type cable, and a plurality of second ports, in which a...
7904629 Virtualized bus device  
A virtualization of the internal interconnection bus, which results in a virtualized switch or virtualized multi-ported bridge. In the case of a PCI Express switch, one embodiment includes...