Match Document Document Title
7124228 Bus communication architecture, in particular for multicomputing systems  
A computer system comprises first and second computer boards, each having a processor, onboard memory, an onboard bus, e.g. a processor bus, and a bus-to-bus bridge for interconnecting the onboard...
7120711 System and method for communicating over intra-hierarchy and inter-hierarchy links  
A system having an I/O interconnect topology utilizes internal packetized communications. The system includes a host system element, a plurality of switching elements, and a root complex to bridge...
7117287 History FIFO with bypass wherein an order through queue is maintained irrespective of retrieval of data  
An apparatus and method for maintaining a circular FIFO (first-in, first-out) queue in an I/O (input-output) subsystem of a computer system such as a server, workstation, or storage machine. The...
7111103 Method and apparatus for system management applications using a local controller  
A system to monitor performance of a computing device includes a first bridge to interface with a first set of devices, and a second bridge to interface with a second set of devices. Configuration...
7111104 Methods and circuits for stacking bus architecture  
A system for connecting multiple repeaters into a single collision domain comprising a first repeater, a second repeater and a stacking bus. The first repeater has a plurality of network ports....
7107361 Coupled computers and a method of coupling computers  
The present invention provides coupled-type computers wherein a computer can be coupled with computers of the same structure easily, and can be coupled with other computers of the same structure...
7107373 Method of hot switching data transfer rate on bus  
The present invention provides a method of hot switching data transfer rate on the bus to hot switch the data transfer rate of the bus between the control chips without the process of RESET. When...
7103691 Method, system and device for a processor to access devices of different speeds using a standard memory bus  
A method for accessing a device, such as a memory device and an interface device, by a processor is disclosed. The method involves the processor requesting access permission for the transfer of...
7103704 Exporting 12C controller interfaces for 12C slave devices using IPMI micro-controller  
A system and method is provided that allows an Intelligent Platform Management Interface (IPMI) controller (or another micro-controller that is not a dedicated I2C controller) to control various...
7103695 System and method for scaling a bus based on a location of a device on the bus  
A system and method for scaling a bus based on a location of a device on the bus are disclosed. An information handling system includes a host bridge interfaced between a local bus and a...
7103697 Flow-through register  
A selectively transparent interface circuit identified herein as a flow-through register (FTR) is disclosed. The FTR enables one or more devices on a primary bus to communicate with a device on a...
7099984 Method and system for handling interrupts and other communications in the presence of multiple processing sets  
A computing system comprises two or more processing sets, for example for fault tolerant operation. The multiple processing sets have a connection to at least one device, typically many devices....
7099966 Point-to-point electrical loading for a multi-drop bus  
A switching technique allows multiple interconnect bus devices to be connected to a single bus segment, even if the interconnect bus protocol only allows a one of the interconnect devices to be...
7099968 System and method for generating bus requests in advance based on speculation states  
A system and method predict when to generate a bus request ahead-of-time based on bus-activity, bus-usage efficiency and bus-bandwidth usage. A bus-usage efficiency indicator may be generated by a...
7099983 Multi-core communications module, data communications system incorporating a multi-core communications module, and data communications process  
A communications module for a data communications system having a plurality of data processors comprises a plurality of ports, each coupled to a respective one of the data processors. An address...
7099986 High speed peripheral interconnect apparatus, method and system  
A multiple use core logic chip set is provided in a computer system that may be configured either as a bridge between an accelerated graphics port (“AGP”) bus and host and memory buses, as a...
7096303 Method and apparatus for configuring an integrated bus  
A configurable bus interface circuit includes an internal bus bridge and an internal circuit. The configurable bus interface circuit also includes an internal I/O circuit couplable to an external...
7096308 LPC transaction bridging across a PCI—express docking connection  
A hybrid PCI_Express fabric system allows LPC bus commands and data to be sent across the PCI_Express fabric from a portable computer to its docking station. This permits the portable computer to...
7096309 Computing device capable of instant-on and non-instant on modes of operation  
A single, dual form computing device is provided that incorporates the functionality of a laptop computer with that of a handheld or palm-size computing device, and allows each functionality to be...
7093053 Console chip and single memory bus system  
A single memory bus multi-media computer system is provided, including a CPU/Sound/Graphic unit, a bus arbitrator, a program and sound and graphic memory for communicating with the...
7093051 Dynamic input/output: configurable data bus for optimizing data throughput  
A dynamic I/O configuration and protocol includes a configurable data bus for optimizing data throughput. The configurable data bus includes multiple bi-directional data buses between a memory...
7093046 Methods and apparatus for securely requesting and receiving a print job via a printer polling device associated with a printer  
The present invention relates to methods and apparatus for requesting and receiving print jobs over a communications network. In particular, the present invention enables a user to obtain print...
7093052 Bus sampling on one edge of a clock signal and driving on another edge  
An agent may be coupled to receive a clock signal associated with the bus, and may be configured to drive a signal responsive to a first edge (rising or falling) of the clock signal and to sample...
7089343 System for transmitting data between two bus systems  
An interface for transmitting messages between two bus systems includes a receiver device for receiving a message from the first bus system, a classification device for classifying the message...
7085865 I/O throughput by pre-termination arbitration  
The invention provides a method of transmitting data via a bus system coupling a plurality of bus participants with an arbitration procedure for the plurality of bus participants. The invention...
7085874 Synchronous/asynchronous bridge circuit for improved transfer of data between two circuits  
The bridge circuit comprises a first interface circuit operable to receive data from a data source at a first data rate; a second interface circuit operable to transmit the data to a data receiver...
7080164 Peripheral device having a programmable identification configuration register  
Methods and apparatuses for programming identifications of a peripheral device are described herein. According to one embodiment, the exemplary method includes programming, based on predefined...
7080187 Bug segment decoder  
Disclosed are a system and method of forwarding bus transactions from a source device to a target device in multiple data bus enviroment. A bridge is coupled between a first data bus and a second...
7080188 Method and system for embedded disk controllers  
A system for an embedded disk controller is provided. The system includes a first main processor operationally coupled to a high performance bus; a second processor operationally coupled to a...
7073008 Method of function activation on a bridge system  
A bridge system having at least one bridge chip to control the operations of the bridge. Each bridge chip uniquely connects to a bus interface allowing communications between a host system and the...
7073009 VXS payload module and method  
A multi-service platform system (100) having a VXS backplane (104) includes a VXS payload module (102) coupled to the VXS backplane, and a switched fabric enabled mezzanine card (112) coupled to...
7069365 System and method for controlling multiple devices via general purpose input/output (GPIO) hardware  
A computer system including a storage device, a first and second device driver, and a nexus driver. The storage device has multiple bit positions, and is coupled to a set of electrical terminals....
7069372 Processor having systolic array pipeline for processing data packets  
A processor for use in a router, the processor having a systolic array pipeline for processing data packets to determine to which output port of the router the data packet should be routed. In one...
7069361 System and method of maintaining coherency in a distributed communication system  
A method and system of expediting issuance of a second request of a pair of ordered requests into a distributed coherent communication fabric. The first request of the ordered pair is issued into...
7062593 Circuit system and method for data transmission between LPC devices  
The present invention provides a circuit system for data transmission between LPC devices, comprising: a first LPC bus, connected to a first LPC device; a second LPC bus, connected to a second LPC...
7062590 Methods and structure for PCI bus broadcast using device ID messaging  
Methods and associated structure for providing broadcast of PCI bus transactions using device ID messaging (DIM) features of the PCI bus specifications. A vendor defined class of messages are...
7062588 Data processing device accessing a memory in response to a request made by an external bus master  
A data processing device exchanges data between a memory and an external bus master. The memory is connected to the data processing device via a first bus so as to store data. The external bus...
7058746 Electronic device having data processing subunit with functional block termination device  
An electronic device includes a subunit (e.g., monitor) for receiving and processing input data. The subunit includes one or more functional blocks, with at least one functional block operative as...
7054984 Structure and method for extended bus and bridge in the extended bus  
A structure and a method for an extended bus and a bridge in the extended bus are disclosed. The structure of the extended bus has a first accelerated graphics port bus, a first bridge, a second...
7054985 Multiple hardware partitions under one input/output hub  
A method and a mechanism are capable of partitioning computer hardware components or elements at the level of individual processing paths, or ropes. Incoming and outgoing queues may be designed...
7054983 USB-HUB device and its control method  
A USB-HUB device in which a request for a device connected to a port of the USB-HUB device may be executed by commonly using a serial interface engine of the HUB device has been disclosed. A...
7051144 Portable computer system and control method for reducing power consumption therein  
A portable computer includes: a central processing unit; a connection chipset connected to the central processing unit and internally provided with a Universal Serial Bus (USB) controller, the...
7051143 Method, system and program for the transmission of modbus messages between networks  
The present invention is directed to facilitating communication within an automation system having a plurality of networks and network protocols. Specifically, a Modbus network is operably...
7047348 Method and architecture for accessing hardware devices in computer system and chipset thereof  
A method and an architecture for accessing hardware devices in a computer system and the chipset thereof are provided. A bi-directional two-wired serial interface, for instance, a system...
7047346 Transparent fiber channel concentrator for point to point technologies  
A data processing system for transferring data from a first plurality of data links to a second plurality of data links is provided. A data bridge is initialized. The data bridge is functionally...
7043593 Apparatus and method for sending in order data and out of order data on a data bus  
A master unit and a slave unit in a data processor are coupled together by a data bus. The master unit sends data transactions to the slave unit through the data bus and the slave unit executes...
7043612 Compute node to mesh interface for highly scalable parallel processing system and method of exchanging data  
An interface circuit for interfacing one or more compute nodes to a mesh and for serving a wide range of MPP systems and a method for exchanging data between a first agent on an expansion bus and...
7043568 Configuration selection for USB device controller  
A selection system for configuring a device controller. The selection system includes a plurality of state machines each of which has a portion of the configuration information needed to inform a...
7043592 External bus controller  
An external bus controller which is configured such that, when an external device having a data width smaller than that of an external bus is connected to the external bus, the signal lines of the...
7043591 Cross switch supporting simultaneous data traffic in opposing directions  
An apparatus comprising a first bus segment, a second bus segment and a switch. The first bus segment may be configured to transfer data in either a first direction or a second direction. The...