|
Match
|
Document |
Document Title |
|
|
8180929 |
Method for managing logical address and device thereof
An address management method and a device thereof are provided. The address management method includes checking by a device whether logical addresses are currently being used by external devices;...
|
|
|
8180926 |
Adaptable resource spoofing for an extended computer system
A spoofing module that mimics remote computer resources to optimize system responsiveness and avoid expiration of intentional and unintentional timeouts in extended computer systems. The invention...
|
|
|
8176208 |
Storage system and operating method of storage system
An object is to improve reliability and availability of a storage system. A single service processor (SVP 20) manages a plurality of storage apparatuses 10. The storage apparatus 10 includes a...
|
|
|
8171176 |
Method for selective replication of physical devices on a virtual self-configuring zoning expander
Disclosed is a method and a SAS controller device that abstract access from one or more virtual machines operating on a host system to SAS physical devices connected to the SAS controller without a...
|
|
|
8171178 |
Scaling of small computer system interface input output (SCSI I/O) referrals
A command is issued to a first data storage system for addressing a set of data and at least one of a first referral response including a referral to at least a second data storage system or at...
|
|
|
8156256 |
Method for managing logical address and device thereof
An address management method and a device thereof are provided. The address management method includes determining by a device whether all logical addresses corresponding to a type of the device...
|
|
|
8156252 |
Apparatus and method for block-based data striping to solid-state memory modules with optional data format protocol translation
In various embodiments, options for data striping to FLASH memory are provided. In one embodiment, an apparatus is provided. The apparatus includes an SATA to ATA bridge, an ATA to USB bridge...
|
|
|
8151006 |
PC managed networked audio bell/intercom system
A method, storage medium, and system for a managed audio bell/intercom including a controller and audio devices connected by an industry standardized network, wherein the controller contains logic...
|
|
|
8151012 |
Virtual row buffers for use with random access memory
Methods, apparatuses and systems to decrease the energy consumption of a memory chip while increasing its effect bandwidth during the execution of any workload. Methods, apparatuses and systems may...
|
|
|
8135881 |
Dynamically configurable serial data communication interface
A serial peripheral interface (SPI) controller can be configured in response to data received via the interface. The SPI controller can perform read and write operations upon registers of a...
|
|
|
8131897 |
Semiconductor memory device inputting and outputting a plurality of data length formats and method thereof
A semiconductor memory device and method thereof are provided. The example semiconductor memory device may include a first processor configured to exchange data with a first data length format, a...
|
|
|
8117350 |
Configuration space compaction
The described embodiments provide a system for accessing values for configuration space registers (CSRs). This system includes a CSR data storage mechanism with an address input and a CSR data...
|
|
|
8117351 |
Serial parallel interface for data word architecture
Subject matter disclosed herein relates to techniques involving transitioning serial data into a serial parallel interface.
|
|
|
8112553 |
Data allocation in a distributed storage system
A method for data distribution, including distributing logical addresses among an initial set of devices so as provide balanced access, and transferring the data to the devices in accordance with...
|
|
|
8112551 |
Addressing scheme to allow flexible mapping of functions in a programmable logic array
A programmable processing device comprises a plurality of universal digital blocks (UDBs) in a UDB linear array. Each register in each UDB is associated with a plurality of memory addresses, where...
|
|
|
8108563 |
Auxiliary writes over address channel
A processing system and method for communicating in a processing system over a bus is disclosed. The processing system includes a receiving device, a bus having first, second and third channels,...
|
|
|
8108570 |
Determining the state of an I/O operation
A state of an input/output (I/O) operation in an I/O processing system is determined. A request for performing the I/O operation is received from an I/O operating system at a channel subsystem and...
|
|
|
8099533 |
Controller and a method for controlling the communication between a processor and external peripheral device
The present invention relates to a data processing system based on a multithreaded operating system. The data processing system comprises at least one processor (PROC) for processing data based on...
|
|
|
8095699 |
Methods and apparatus for interfacing between a host processor and a coprocessor
An interface to transfer data between a host processor and an external coprocessor is provided. The interface may operate in several write modes, in which in a first write mode the write operation...
|
|
|
8095776 |
Semiconductor device and data processing system selectively operating as one of a big endian or little endian system
A semiconductor device correctly switches endian modes regardless of the current endian mode of an interface. The semiconductor device includes a switching circuit and a first register. The...
|
|
|
8095692 |
Identification of devices in a medical device network and wireless data communication techniques utilizing device identifiers
A fluid infusion system as described herein includes a number of local “body network” devices, such as an infusion pump, a handheld monitor or controller, a physiological sensor, and a bedside or ...
|
|
|
8086765 |
Direct I/O device access by a virtual machine with memory managed using memory disaggregation
Illustrated is a system and method for identifying a memory page that is accessible via a common physical address, the common physical address simultaneously accessed by a hypervisor remapping the...
|
|
|
8069283 |
Method of processing and prioritizing at least one logical data stream for transmission over at least one physical data stream
Method of processing data of at lease one data stream, data processing module for processing at a of at least one data stream, data processing system comprising such module, computer program...
|
|
|
8055805 |
Opportunistic improvement of MMIO request handling based on target reporting of space requirements
Methods and apparatus for opportunistic improvement of Memory Mapped Input/Output (MMIO) request handling (e.g., based on target reporting of space requirements) are described. In one embodiment,...
|
|
|
8041871 |
System and method for providing address decode and virtual function (VF) migration support in a peripheral component interconnect express (PCEI) multi-root input/output virtualization (IOV) environment
The present invention is a method for providing address decode and Virtual Function (VF) migration support in a Peripheral Component Interconnect Express (PCIE) multi-root Input/Output...
|
|
|
8032662 |
Module connecting system
An object of the present invention is to provide a module connecting system that can comply flexibly with the number of expansion modules and has an inexpensive and simple configuration. In the...
|
|
|
8010710 |
Apparatus and method for identifying device type of serially interconnected devices
A memory controller is unaware of device types of a plurality of memory devices in a serial interconnection configuration. Possible device types include, e.g., random access memories (DRAM, SRAM,...
|
|
|
8001298 |
Providing extended measurement data in an I/O processing system
An article of manufacture, an apparatus, and a method for providing extended measurement word data from a control unit to a channel subsystem of an I/O processing system are disclosed. The article...
|
|
|
7996571 |
Wireless coordination of apparatus interaction
A system for implementing wireless control between apparatuses. In at least one scenario, an apparatus may, after an event (e.g., receiving wireless communication), create a wireless message based...
|
|
|
7996586 |
USB port for employing a plurality of selectable data transmission priority rules
A USB port transmitter includes a plurality of arbiters, each employing a distinct priority rule to select one USB transmission from among multiple scheduled USB transmissions based on their types....
|
|
|
7996576 |
Generating an identifier for a SATA disk
In described embodiments, a method of generating an identifier for a disk includes the steps of requesting an ASCII identification string for the disk and generating a padded string by processing...
|
|
|
7991925 |
Apparatus and method for identifying device types of series-connected devices of mixed type
A memory controller is unaware of device types (DTs) of a plurality (N) of series-connected memory devices in an interconnection configuration. Possible DTs include, e.g., random access memories...
|
|
|
7984172 |
System and method for transacting communication over an open network
An open network system transacts communication over on open network. The system includes an input device associated with a non-standard I/O device for obtaining communication transaction data and a...
|
|
|
7984197 |
Methods and devices for on the fly CEC modification
A CEC on the fly modification function, operated by a manipulating switch including at least three HDMI-CEC ports, enables the manipulating switch to receive a CEC block comprising a CEC address...
|
|
|
7979592 |
Virtualization bridge device
A computer system includes a shared I/O device including functions providing access to device local memory space, and a plurality of roots coupled to the shared I/O device via a switch fabric. A...
|
|
|
7975075 |
Data communication system and method
A method and system for performing serial data communication between a main device and an external module connected to the main device. The data communication system and method include a main...
|
|
|
7975076 |
Data processing system for keeping isolation between logical partitions
When a subject of access of a transaction from an IO device is not any resource allocated to a logical partition to which the device having issued the transaction belongs, a report as an error is...
|
|
|
7970956 |
Graphics-processing system and method of broadcasting write requests to multiple graphics devices
Described are a system and method for broadcasting write requests to a plurality of graphics devices. A different address range of graphics device addresses is associated with each graphics device...
|
|
|
7962676 |
Debugging multi-port bridge system conforming to serial advanced technology attachment (SATA) or serial attached small computer system interface (SCSI) (SAS) standards using idle/scrambled dwords
An embodiment of the present invention includes a communication system configured to conform to SATA or SAS standards and causing communication between one or more hosts and a SATA device. The...
|
|
|
7958298 |
System and method for providing address decode and virtual function (VF) migration support in a peripheral component interconnect express (PCIE) multi-root input/output virtualization (IOV) environment
The present invention is a method for providing address decode and Virtual Function (VF) migration support in a Peripheral Component Interconnect Express (PCIE) multi-root Input/Output...
|
|
|
7945715 |
System for data transfer between microcomputer devices
The system according to the present invention for data transfer between microcomputer devices contains a standard protocol controller, a generally known ethernet controller, for example, as a...
|
|
|
7945702 |
Dynamic address mapping of a fibre channel loop ID
The present invention is a method and a system for dynamic mapping of a fiber channel loop ID in an ALPA loop. Based on reserved address information for the fiber channel system and a number of...
|
|
|
7941568 |
Mapping a virtual address to PCI bus address
Registering memory space within a data processing system is performed. One or more open calls are received from an application to access one or more input/output (I/O) devices. Responsive to...
|
|
|
7941567 |
Modular computer system and I/O module
A modular computer system formed by connecting a processing module having a processor mounted thereon and a plurality of I/O modules in a stacked form via connectors, where differing ones of the...
|
|
|
7932893 |
Watch including a contactless control device for a computer cursor
Watch (1) including time display means (8; 10) covered by a crystal (4). This watch includes an interface device for controlling a computer cursor. It forms a contactless watch-mouse. For this...
|
|
|
7934077 |
Semiconductor device and data processing system selectively operating as one of a big endian or little endian system
The present invention is to provide a semiconductor device that can correctly switch endians on the outside even if the endian of a parallel interface is not recognized on the outside. The...
|
|
|
7908402 |
Integrated multi-function point-of-load regulator circuit
A power management system may comprise two or more POL regulators configured to transmit and receive data over a shared bus according to either a proprietary or a common bus protocol. Each POL...
|
|
|
7908413 |
Data allocation in a distributed storage system
A method for data distribution, including distributing logical addresses among an initial set of devices so as provide balanced access, and transferring the data to the devices in accordance with...
|
|
|
7904608 |
System and method for updating software in electronic devices
Particular embodiments include a system and method to enable a user-controlled proxy system or coordinating computer to automatically or semi-automatically communicate with multiple devices,...
|
|
|
7904605 |
Computer command and response for determining the state of an I/O operation
A computer program product, apparatus, and method are provided for determining a state of an input/output (I/O) operation in an I/O processing system. A request from a channel subsystem is received...
|