|
Match
|
Document |
Document Title |
|
|
8166218 |
Memory buffers for merging local data from memory modules
An integrated circuit to serialize local data and selectively merge it with serialized feed-through data into a serial data stream output that includes a parallel-in-serial-out (PISO) shift...
|
|
|
8166208 |
Method and system for XML data transfer transactional coalescing
A system, method, and computer readable medium. A method includes setting a maximum translation delay. The method includes, while a current delay is less than the maximum transfer delay, repeatedly...
|
|
|
8161204 |
Embedded clock recovery
Systems and methods for synchronizing a source and sink device are disclosed. A sink device can efficiently determine the source data rate even in cases where the sink device is not directly...
|
|
|
8161205 |
Packet buffer management apparatus and method
A reduced complexity maximum likelihood decoder receives a stream of received symbols Y accompanied by a channel estimate matrix H. A variable transformation part includes a first part which...
|
|
|
8149873 |
Data transmission apparatus efficiently using network resources
A data transmission apparatus connecting to a network consisted of a plurality of data transmission apparatuses comprises a disconnecting device that disconnects a connection established between a...
|
|
|
8151013 |
Storage system
A host I/F unit has a management table for managing an MPPK which is in-charge of the control of input/output processing for a storage area of an LDEV, and if a host computer transmits an...
|
|
|
8151012 |
Virtual row buffers for use with random access memory
Methods, apparatuses and systems to decrease the energy consumption of a memory chip while increasing its effect bandwidth during the execution of any workload. Methods, apparatuses and systems may...
|
|
|
8140704 |
Pacing network traffic among a plurality of compute nodes connected using a data communications network
Methods, apparatus, and products are disclosed for pacing network traffic among a plurality of compute nodes connected using a data communications network. The network has a plurality of network...
|
|
|
8135879 |
Four-slot asynchronous communication mechanism with increased throughput
System and method for a four-slot asynchronous communication mechanism with increased throughput. The system may include a host system and a client device. The host may comprise a data structure...
|
|
|
8131882 |
Method for input output expansion in an embedded system utilizing controlled transitions of first and second signals
A method for expanding input/output in an embedded system is described in which no additional strobes or enable lines are necessary from the host controller. By controlling the transitions of the...
|
|
|
8127054 |
Time-gap defect detection apparatus and method
A programmatic time-gap defect correction apparatus and method corrects errors which may go undetected by a computer system. Buffer underruns or overruns, which may incur errors in data transfers,...
|
|
|
8121035 |
Apparatus and method for packet buffer management in IP network system
An apparatus, computer program and method for packet buffer management in an IP network system. The apparatus includes at least one link queue buffer, a shared buffer, a buffer state detector, and...
|
|
|
8117359 |
Memory control apparatus and method
A memory control apparatus generates a plurality of commands whose unit of data transfer is smaller than the unit of data transfer of a memory access request, and when the memory access requests...
|
|
|
8108563 |
Auxiliary writes over address channel
A processing system and method for communicating in a processing system over a bus is disclosed. The processing system includes a receiving device, a bus having first, second and third channels,...
|
|
|
8108705 |
Power supplying device, power supply controlling method, power supply controlling program and network system
A power supplying device for supplying power through a network to a plurality of communication terminals to transmit or receive data in a form of a packet including: a power supply controlling unit...
|
|
|
8099539 |
Method and system of a shared bus architecture
A method, system and apparatus of shared bus architecture are disclosed. In one embodiment, a method controlling set of multiplexers using an arbiter circuit per transaction, selecting one of a...
|
|
|
8090887 |
Input system enabling connection of even expansion equipment for expanding function, that transmits relatively large amount of data, to peripheral equipment and information processing system
A processor determines whether a prescribed period of time has elapsed or not. When the processor has determined that the prescribed period of time has elapsed, the processor determines whether a...
|
|
|
8086812 |
Transceiver with latency alignment circuitry
In a transceiver system a first interface receives data from a first channel using a first clock signal and transmits data to the first channel using a second clock signal. A second interface...
|
|
|
8086575 |
Methods and apparatus for integrating disparate media formats in a networked media system
A media system includes at least a source media device and a playback media device coupled through a network. The source media device presents media to the network. The media comprises at least one...
|
|
|
8078764 |
Method for switching I/O path in a computer system having an I/O switch
The physical server includes a hypervisor for managing an association between the virtual server and the I/O device allocated to the virtual server. The I/O switch includes: a setting register for...
|
|
|
8078168 |
Scanning and decoding methods and apparatus for mobile communication devices
For each broadcast control channel of a plurality of broadcast control channels associated with a plurality of wireless networks, a mobile device decodes control information on the broadcast...
|
|
|
8073982 |
Method for setting an operating parameter a peripheral IC and device for carrying out said method
The invention relates to a method for setting an operating parameter in a peripheral IC. In this method, the operating parameter is transmitted from a central IC via a bus connection to the...
|
|
|
8073991 |
Isolated HART interface with programmable data flow
An isolated highway addressable remote transfer (HART) interface with programmable data flow is provided. The isolated HART interface includes a HART channel having at least one pair of terminals...
|
|
|
8069292 |
Apparatus and method for packet based storage virtualization
The present invention provides a method and apparatus for data processing and virtualization. The method and apparatus are configured to receive communications, separate a command communication...
|
|
|
8069272 |
Highly reliable disk controller
Provided is a unit for protecting data with respect to data transfer between memories of a disk controller. The disk controller for controlling data transfer between a host computer and a disk...
|
|
|
8065465 |
Mitigating main crossbar load using dedicated connections for certain traffic types
One embodiment of the invention sets forth a control crossbar unit that is designed to transmit control information from control information generators to destination components within the computer...
|
|
|
8060668 |
Low latency data packet reception and processing
Devices in a process control system communicate by data messages over a communication medium segment. Each device includes a communication controller that includes a data queue and a queue of...
|
|
|
8051224 |
Method, system, and integrated chip for serial data transmission
The invention provides a method for serial data transmission. First, a chip select signal is enabled to a device for serial data transmission. Data stored in a first buffer of a controller is then...
|
|
|
8046510 |
Physical layer device having a SERDES pass through mode
A physical layer device (PLD), comprising: a first serializer-deserializer (SERDES) device having a first parallel port; a second SERDES device having a second parallel port; a third SERDES device...
|
|
|
8045472 |
Credit management when resource granularity is larger than credit granularity
In one embodiment, a receiver on a credit-based flow-controlled interface is configured to free one or more data credits early when a data payload is received that incurs fewer unused data credits...
|
|
|
8041853 |
Adjustable elasticity FIFO buffer with preload value having a number of storage cells equal to frequency offset times between data units in a data stream
A method of processing a data stream through a buffer is performed in accordance with a write clock and a read clock. The buffer has a plurality of sequentially numbered storage cells. The method...
|
|
|
8031606 |
Packet switching
In an embodiment, an apparatus is provided that may include an integrated circuit including switch circuitry to determine, at least in part, an action to be executed involving a packet. This...
|
|
|
8032671 |
Resuming media objects delivered via progressive downloading services upon data loss events
Systems, methods, and computer-readable media for resuming a media object presented following a data loss event are provided. A physical disconnection that occurs at a point during the presentation...
|
|
|
8032676 |
Methods and apparatuses to manage bandwidth mismatches between a sending device and a receiving device
Embodiments of apparatuses, systems, and methods are described for communicating information between functional blocks of a system across a communication fabric. Rate logic may couple to the...
|
|
|
8019910 |
Transaction flow control in PCI express fabric
A computer-executed method for controlling transaction flow in a network comprises communicating transaction packets among a plurality of devices in a network fabric and subdividing a memory into a...
|
|
|
8015428 |
Processing device and clock control method
A processing device comprises an interface and its control circuit for performing data transfer in synchronization with an external clock, an internal oscillator, and an interface and its control...
|
|
|
8015330 |
Read control in a computer I/O interconnect
In one embodiment, a method for controlling reads in a computer input/output (I/O) interconnect is provided. A read request is received over the computer I/O interconnect from a first device, the...
|
|
|
8006006 |
System and method for aggregating transmit completion interrupts
Systems and methods for aggregating transmit completion interrupts for multiple packets are provided. A network device can include a buffer with multiple memory locations capable of temporarily...
|
|
|
8005082 |
Concurrent enablement of persistent information unit pacing
Provided are a method, system, and article of manufacture, in which a logical path is established between a control unit and a channel over a fiber channel connection. Code for persistent...
|
|
|
8006007 |
Time scale normalization of a digitized signal
There is provided a method that includes (a) inputting data to a buffer, wherein the inputting increases a quantity of the data in the buffer, (b) processing the data from the buffer, wherein the...
|
|
|
8006015 |
Device and method for managing access requests
A device and a method for managing access requests, the method includes: (i) receiving, from a master component coupled to a master bus, multiple access requests to access a slave component over a...
|
|
|
8006013 |
Method and apparatus for preventing bus livelock due to excessive MMIO
The disclosure relates to a method and apparatus to efficiently address livelock in a multi-processor system. In one embodiment, the disclosure is directed to a method for preventing a system bus...
|
|
|
8005470 |
High-speed internal wireless bus
Multiple computing devices are connected together using a high-speed wireless link. The wireless link enables expansion of available resources to the host device, such as one or more of volatile...
|
|
|
8001295 |
Optimisation of the selection of storage device ports
A port optimization component and method for selecting a pair of ports, each port having predetermined operating parameters, for connecting to a storage device in a storage area network, the port...
|
|
|
7996582 |
Information processing apparatus, information processing method, and information processing program
An information processing apparatus includes a communication unit that transmits/receives data to and from an external device; a detection unit that detects communication connection with the...
|
|
|
7996588 |
Method and apparatus for real-time transport of multi-media information in a network
In one embodiment of a networking module, a first block receives a serial digital media signal, and provides a parallel digital media signal based on the serial digital media signal. A second...
|
|
|
7984205 |
Method and devices for the transfer of a data flow from a data source to a data sink
In the transfer of AV data flows, especially in a network environment, a delayed transition from one operating mode to the other operating mode will be possible when changing the operating mode...
|
|
|
7979614 |
Flash memory/disk drive interface and method for same
A disk controller for coupling a disk drive to a host includes an interface controller and a buffer memory. The interface controller is configured to interface the disk drive to the host using a...
|
|
|
7966433 |
Method for enhancing performance of data access between a personal computer and a USB Mass Storage, associated personal computer, and storage medium storing an associated USB Mass Storage driver
A method for enhancing performance of data access between a personal computer and a USB Mass Storage is provided. The personal computer is equipped with a plurality of layers of drivers regarding...
|
|
|
7958292 |
Disk drive system on chip with integrated buffer memory and support for host memory access
A circuit for a storage device that communicates with a host device comprises a first high speed interface. A storage controller communicates with the high speed interface. A buffer communicates...
|