|
Match
|
Document |
Document Title |
|
|
7606961 |
Computer system and data pre-fetching method
A computer system according to an example of the invention comprises SPEs and a global memory. The SPEs include a running SPE and an idling SPE. The running SPE and the idling SPE each have a...
|
|
|
7603489 |
Direct memory access controller including first and second transfer setting registers
DMAC includes current transfer setting registers and next transfer setting registers. Each of the current transfer setting registers stores transfer source address, transfer destination address and...
|
|
|
7568055 |
Data processing apparatus for selecting either a PIO data transfer method or a DMA data transfer method
The image processing apparatus (data processing apparatus) stores data in a storing unit (storing means), inputs and outputs the data to and from the storing unit via a storage control unit...
|
|
|
7548918 |
Techniques for maintaining consistency for different requestors of files in a database management system
A method and apparatus for providing file system operation locks at a database server is provided. A database server may employ database locks and file system operation locks in servicing requests...
|
|
|
7546392 |
Data transfer with single channel controller controlling plural transfer controllers
A data transfer control apparatus includes a channel controller and plural transfer controllers. The channel controller receives, prioritizes and queues data transfer requests. An event to transfer...
|
|
|
7546391 |
Direct memory access channel controller with quick channels, event queue and active channel memory protection
A data transfer control apparatus includes a channel controller and a transfer controller. The channel controller receives, prioritizes and queues event signals and predetermined memory writes...
|
|
|
7539740 |
Web server managing method, program and recording medium to monitor occurrence of link breakage
The management apparatus of web servers of the present invention monitors occurrence of link breakage set by requesting to other sites. For this purpose, log information resulting from an access...
|
|
|
7529865 |
Packet buffer management apparatus and method
A memory controller for a wireless communication system comprises a packet buffer write system and a packet buffer read system. The packet buffer write system places packets including packet header...
|
|
|
7526598 |
Efficient flash memory device driver
A driver for a data storage device includes an access command and a verification command. The access command initiates an access (write, erase or read) of the data storage device while allowing a...
|
|
|
7523229 |
Memory protection during direct memory access
An I/O controller to which an I/O device is connected includes a DMA controller (DMAC) and an access control unit (ACU). The DMAC executes DMA transfer in accordance with data transfer control...
|
|
|
7523228 |
Method for performing a direct memory access block move in a direct memory access device
A direct memory access (DMA) device is structured as a loosely coupled DMA engine (DE) and a bus engine (BE). The DE breaks the programmed data block moves into separate transactions, interprets...
|
|
|
7512810 |
Method and system for protecting encrypted files transmitted over a network
An improved system and approaches for protecting secured files when being used by an application (e.g., network browser) that potentially transmits the files over a network to unknown external...
|
|
|
7500038 |
Resource management
A resource management system including a plurality of requester elements competing to access a resource through an arbiter element that controls access to the resource by the requester elements. A...
|
|
|
7496495 |
Virtual operating system device communication relying on memory access violations
Attempts by drivers of a virtualized legacy computer game to communicate with nonexistent legacy game system hardware are converted into calls to actual hardware of the host computer game system....
|
|
|
7493425 |
Method, system and program product for differentiating between virtual hosts on bus transactions and associating allowable memory access for an input/output adapter that supports virtualization
A method, system and computer program product that allows a System Image within a multiple System Image Virtual Server to maintain isolation from the other system images while directly exposing a...
|
|
|
7475166 |
Method and system for fully trusted adapter validation of addresses referenced in a virtual host transfer request
A method, computer program product, and distributed data processing system that allows a single physical I/O adapter, such as a PCI, PCI-X, or PCI-E adapter, to validate that a direct memory access...
|
|
|
7464199 |
Method, system, and program for handling Input/Output commands
Provided are a method, system, and program for handling Input/Output (I/O) requests. A bus enables communication with an initiator, target device and device controller, wherein the device...
|
|
|
7464197 |
Distributed direct memory access for systems on chip
A distributed direct memory access (DMA) method, apparatus, and system is provided within a system on chip (SOC). DMA controller units are distributed to various functional modules desiring direct...
|
|
|
7451249 |
Method and apparatus for direct input and output in a virtual machine environment containing a guest operating system
Method and apparatus for allowing a direct memory access unit to have access to a virtual address space is accomplished by receiving a request for memory access from the direct memory access...
|
|
|
7447810 |
Implementing bufferless Direct Memory Access (DMA) controllers using split transactions
According to one embodiment a method for implementing bufferless DMA controllers using split transaction functionality is presented. One embodiment of the method comprises, generating a write...
|
|
|
7444441 |
Device including means for transferring information indicating whether or not the device supports DMA
A device for attachment to a host for serial data communication including means for transferring to the host a predetermined data structure indicating whether or not the device supports direct...
|
|
|
7444440 |
Method and device for providing high data rate for a serial peripheral interface
An improved high performance scheme is provided with a serial peripheral interface (SPI) to enable microcontroller-based products and other components and devices to achieve a higher serial...
|
|
|
7430621 |
Multiple channel data bus control for video processing
A method, apparatus, computer medium, and other embodiments for selectably enabling a plurality of data transfer modes along one or more channels are described. In one embodiment, data transfer...
|
|
|
7428624 |
Host computer system and storage system having a bandwidth management function for storage volumes
Provided is a computer system including a plurality of data storage apparatus and manages a bandwidth of a data storage apparatus according to an attribute of a storage volume. A storage system...
|
|
|
7404015 |
Methods and apparatus for processing packets including accessing one or more resources shared among processing engines
Methods and apparatus are disclosed for processing packets, for example, using a high performance massively parallel packet processing architecture, distributing packets or subsets thereof to...
|
|
|
7383363 |
Method and apparatus for interval DMA transfer access
A method for intervaled memory transfer access provides periodic authorization signals to a memory access controller. The method cycles between: 1) inhibiting the memory access controller from...
|
|
|
7383336 |
Distributed shared resource management
A method for processing data in a computer system using two main concepts for addressing this situation, from which numerous other implementations is achieved using a first and second main concept....
|
|
|
7380115 |
Transferring data using direct memory access
A direct memory access (DMA) engine has virtually all control in connection with data transfers that can involve one or both of primary and secondary controllers. The DMA engine receives a command...
|
|
|
7373467 |
Storage device flow control
A method for allocating data write credits for a storage device includes gathering requests for the data write credits from a plurality of data sources and assembling the plurality of data sources...
|
|
|
RE40261 |
Apparatus and method of partially transferring data through bus and bus master control device
A method of transferring data through a bus includes the steps of: occupying the bus by a first device serving as a bus master; transferring a first predetermined number of data items of all data...
|
|
|
7346778 |
Security method and apparatus for controlling the data exchange on handheld computers
A method and system for protecting portable computer data from unauthorized transfer or using portable computers to download unauthorized data. The invention is applicable to any computer capable...
|
|
|
7340743 |
Masterless locks in a multi-node environment
A method, system, application programming interface, computer system, and computer program product to provide locks for controlling access to data by nodes in a multi-node environment while...
|
|
|
7330914 |
DMA controller, DMA control method and DMA control program
The present invention is a DMA controller that accesses a transfer source and a transfer destination of a DMA transfer via a bus, that chains a plurality of data segments in the transfer source...
|
|
|
7302699 |
Logged-in device and log-in device
A management agent ME 1 of a target T 1 receives a request of log-in from an initiator of interest and determines whether or not a number of initiators that currently log in the target T 1 ...
|
|
|
7302541 |
System and method for switching access paths during data migration
The present invention suppresses the generation of redundant I/O and improves the response to the host during data migration. When migrating data from the migration source volume to the migration...
|
|
|
7302503 |
Memory access engine having multi-level command structure
A direct memory access system utilizing a local memory that stores a plurality of DMA command lists, each comprising at least one DMA command. A command queue can hold a plurality of entries, each...
|
|
|
7284061 |
Obtaining temporary exclusive control of a device
Remotely obtaining exclusive control of a device by remotely establishing communication with the device over a network, requesting to obtain remote exclusive control of the device's capabilities,...
|
|
|
7275097 |
System and method for analyzing input/output activity on local attached storage
A system, method and computer program product for analyzing file I/O activity on local attached storage devices within a computer network is provided. In an embodiment, a software agent executes on...
|
|
|
7269745 |
Methods and apparatus for composing an identification number
Methods and apparatus for producing an electronic ID number include modifying at least one physical bit element from among each of at least first and second groups of physical bit elements, each...
|
|
|
7259876 |
Image processing apparatus, and, control method and control device therefor
A first storage stores input image data. A second storage stores image data read from the first storage. A control part determines, with respect to a timing at which data transfer of image data...
|
|
|
7254651 |
Scheduler for a direct memory access device having multiple channels
A scheduler configured to schedule multiple channels of a Direct Memory Access (DMA) device includes a shift structure having entries corresponding to the multiple channels to be scheduled. Each...
|
|
|
7251700 |
Time-to-live timeout on a logical connection from a connection cache
Techniques for utilizing a time-to-live timeout on a logical connection to a resource (e.g., a database) from a cache are provided. When a logical connection to the resource is obtained, a timeout...
|
|
|
7246205 |
Software controlled dynamic push cache
Methods, software and systems of dynamically controlling push cache operations are presented. One method, which may also be implemented in software and/or hardware, monitors performance parameters...
|
|
|
7240129 |
DMA controller having programmable channel priority
A DMA controller includes at least one peripheral DMA channel for handling DMA transfers on a peripheral access bus; at least one memory DMA stream, including a memory destination channel and a...
|
|
|
7228367 |
Direct memory access controller for carrying out data transfer by determining whether or not burst access can be utilized in an external bus and access control method thereof
An address region of an internal bus wherein a burst access can be utilized in an external bus is set in an address table. A DMA control unit determines whether or not a burst access can be...
|
|
|
7219169 |
Composite DMA disk controller for efficient hardware-assisted data transfer operations
In one embodiment, a direct memory access (DMA) disk controller used in hardware-assisted data transfer operations includes command receiving logic to receive a data transfer command issued by a...
|
|
|
7200690 |
Memory access system providing increased throughput rates when accessing large volumes of data by determining worse case throughput rate delays
Enhancing the throughput rate of a memory access system by using store and forward buffers (SFB) in combination with a DMA engine. According to an aspect of the present invention, the worst case...
|
|
|
7197581 |
Integrated circuit, device and method for inputting/outputting images
The integrated circuit comprises, in addition to a first bus and a first DMA controller, a second bus and a second DMA controller that mutually connects the first bus and the second bus. A main...
|
|
|
7188199 |
DMA controller that restricts ADC from memory without interrupting generation of digital words when CPU accesses memory
DMA controller for mixed signal device. A mixed signal integrated circuit with memory control is disclosed. A data conversion circuit is provided that is operable to receive an analog input signal...
|
|
|
7159048 |
Direct memory access (DMA) transfer buffer processor
A DMA (Direct Memory Access) Exchange Block (DXB) processor may include a receive processor for writing data from a local memory to a host memory over a bus, e.g., a Peripheral Component...
|