|
Match
|
Document |
Document Title |
|
|
8176252 |
DMA address translation scheme and cache with modified scatter gather element including SG list and descriptor tables
A scatter gather element based caching system is provided along with a modified scatter gather element, that supports efficient logical to physical address translation for arbitrarily aligned and...
|
|
|
8156277 |
Flash memory module and storage system
A storage controller manages address conversion information denoting the correspondence relationship between a logical address and a physical address of storage area (for example, a physical block)...
|
|
|
8151013 |
Storage system
A host I/F unit has a management table for managing an MPPK which is in-charge of the control of input/output processing for a storage area of an LDEV, and if a host computer transmits an...
|
|
|
8135923 |
Method for protocol enhancement of PCI express using a continue bit
In a method for enabling a root device to access a plurality of memory locations in an address space in an endpoint device, a first access is sent to the endpoint device by transmitting a first...
|
|
|
8103809 |
Network devices with multiple direct memory access channels and methods thereof
A method, computer readable medium, and a system for communicating with networked clients and servers through a network device includes establishing a plurality of direct memory access (DMA)...
|
|
|
8090790 |
Method and system for splicing remote direct memory access (RDMA) transactions in an RDMA-aware system
Aspects of a system for splicing RDMA transactions in an RDMA system may include a main processor within a main server that may receive read requests from a client device. The main processor may...
|
|
|
8078771 |
Sending large command descriptor block (CDB) structures in serial attached SCSI (SAS) controller
A system for sending large Command Descriptor Block (CDB) structures in a serial attached SCSI (SAS) controller includes a CDB Transmit Block, a CDB Memory, a Context Memory, a Direct Memory Access...
|
|
|
8073990 |
System and method for transferring updates from virtual frame buffers
A method and apparatus for transferring data from a first to a second memory of a computer system. The method comprises (i) initializing a descriptor with a description of physical addressing of a...
|
|
|
8055805 |
Opportunistic improvement of MMIO request handling based on target reporting of space requirements
Methods and apparatus for opportunistic improvement of Memory Mapped Input/Output (MMIO) request handling (e.g., based on target reporting of space requirements) are described. In one embodiment,...
|
|
|
8041849 |
Method for handling small computer system interface (SCSI) commands via a redundant array of inexpensive disks (RAID) device driver
The present invention is a method for handling an operation system kernel-provided command via a software-based device driver. The method includes receiving the operation system kernel-provided...
|
|
|
8037215 |
Performance evaluation of algorithmic tasks and dynamic parameterization on multi-core processing systems
Apparatus for evaluating the performance of DMA-based algorithmic tasks on a target multi-core processing system includes a memory and at least one processor coupled to the memory. The processor is...
|
|
|
8032686 |
Protocol translation in a data storage system
A data storage system includes an input/output server and a storage unit. The input/output server includes a processor, memory, and a host channel adapter. The storage unit includes a processor,...
|
|
|
8001297 |
Dynamic adjusting send rate of buffered data
Systems and methods for intermediate buffering of data for the purpose of controlling its delivery to the consumer. The systems and methods for buffering data can arbitrate between the incoming...
|
|
|
7984252 |
Storage controllers with dynamic WWN storage modules and methods for managing data and connections between a host and a storage device
A controller including an interface module and an index module. The interface module is configured to connect devices. The index module is configured to include, in a table stored in memory, an...
|
|
|
7979601 |
External direct memory access of embedded controller memory
An embedded controller capable of providing direct memory access (DMA) to memory for a host. The controller may include a processor, a memory medium, and an interface coupled to the memory medium....
|
|
|
7970961 |
Method and apparatus for distributed direct memory access for systems on chip
A distributed direct memory access (DMA) method, apparatus, and system is provided within a system on chip (SOC). DMA controller units are distributed to various functional modules desiring direct...
|
|
|
7966432 |
Data processing device adaptable to variable external memory size and endianess
A data processing device (D) comprises an external memory (EM) for storing data defining at least part of a program in an Endian form, and an integrated circuit (IC), connected to the external...
|
|
|
7937447 |
Communication between computer systems over an input/output (I/O) bus
Methods and apparatus are provided for improving communication between processors in separate computer systems. Components and peripherals in individual computer systems communicate using...
|
|
|
7934043 |
Data processing apparatus for controlling access to a memory based upon detection of completion of a DMA bus cycle
A data processing apparatus contains a first bus connected to a first memory, a first central processing unit (CPU) being accessible to the first memory via the first bus, a first Direct Memory...
|
|
|
7934025 |
Content terminated DMA
A Content-Terminated Direct Memory Access (CT-DMA) circuit autonomously transfers data of an unknown length from a source to a destination, terminating the transfer based on the content of the...
|
|
|
7930445 |
Computer system using remote I/O and I/O data transfer method
To improve throughput in data transfer in a remote I/O system, this invention provides a computer system including: a host computer; a device which communicates with the host computer; and a...
|
|
|
7929539 |
Multiple queue pair access with a single doorbell
A method for controlling access by processes running on a host device to a communication network includes assigning to each of the processes a respective doorbell address on a network interface...
|
|
|
7917597 |
RDMA network configuration using performance analysis
An embodiment of the invention provides an apparatus and method for performing RDMA (Remote Direct Memory Access) network configuration. The apparatus and method measure a performance of each RDMA...
|
|
|
7912998 |
DMA access systems and methods
Methods and systems for performing direct memory access (DMA) transfers are described. An invalidate queue (or other storage device) contains an entry associated with a DMA transfer in progress. If...
|
|
|
7899909 |
Method for reserving resources in a storage area network by reserving portions of properties of the resources
A method, system, and program product for reserving resources in a networked environment, e.g. a storage area network. A resource is some object that a user must use or change to complete a task....
|
|
|
7899957 |
Memory controller having a buffer for providing beginning and end data
A memory controller, such as a SDRAM controller, controls the way in which data is retrieved, in order to make more efficient use of the bandwidth of the memory data bus. More specifically, when a...
|
|
|
7890669 |
Computer system for sharing I/O device
Provided is a computer system in which an I/O card is shared among physical servers and logical servers. Servers are set in advance such that one I/O card is used exclusively by one physical or...
|
|
|
7877524 |
Logical address direct memory access with multiple concurrent physical ports and internal switching
A DMA engine is provided that is suitable for higher performance System On a Chip (SOC) devices that have multiple concurrent on-chip/off-chip memory spaces. The DMA engine operates either on...
|
|
|
7865632 |
Memory allocation and access method and device using the same
A memory allocation method for a direct memory access controller (DMAC) in a limited-memory-size computer system includes the steps of allocating a memory space having continuous memory addresses...
|
|
|
7865631 |
Dynamic logical data channel assignment using time-grouped allocations
A method, system and program are provided for dynamically allocating DMA channel identifiers to multiple DMA transfer requests that are grouped in time by virtualizing DMA transfer requests into an...
|
|
|
7853733 |
Operational circuit
An operational circuit for performing an operation of an arbitrary number of input data pieces by using a DMA transfer according to a descriptor control and output results. The arbitrary number of...
|
|
|
7849287 |
Efficiently controlling special memory mapped system accesses
In one embodiment, an input/output memory management unit (IOMMU) comprises a control register configured to store a base address of a set of translation tables and control logic coupled to the...
|
|
|
7836220 |
Network direct memory access
In one embodiment, a system comprises at least a first node and a second node coupled to a network. The second node comprises a local memory and a direct memory access (DMA) controller coupled to...
|
|
|
7831746 |
Direct memory access engine for data transfers
A system and method of transferring data of unknown length in a computer system includes providing an embedded device having a processing apparatus and a DMA engine, the processing apparatus...
|
|
|
7827331 |
IO adapter and data transferring method using the same
An IO adapter for guaranteeing the data transfer bandwidth on each capsule interface when multiple capsule interfaces jointly share the DMA engine of the IO adapter. An IO driver containing a...
|
|
|
RE41904 |
Methods and apparatus for providing direct memory access control
Techniques are described for providing mechanisms of data distribution to and collection of data from multiple memories in a data processing system. The system may suitably be a manifold array...
|
|
|
7818476 |
Direct memory access controller with dynamic data transfer width adjustment, method thereof, and computer accessible storage media
A method of dynamic data transfer width adjustment is provided. The method includes firstly detects a data size of a transfer data. A data transfer width mode is detected according to a data...
|
|
|
7818428 |
Methods and apparatus for naming resources
A software process receives a command initiating creation of a zone naming policy for automatically generating zone names in a storage area network. During creation of a zone naming policy, the...
|
|
|
7814251 |
DMA transfer control system that performs data decode and data transfer and that generates a no operation (NOP) interrupt signal to end the DMA transfer processing in response to a NOP designation
A direct memory access (DMA) transfer apparatus configured to sequentially read, into a register, at least one transfer setting value for data transfer stored in a memory and to perform DMA...
|
|
|
7788423 |
Method and apparatus for invalidating cache lines during direct memory access (DMA) write operations
A method and apparatus for invalidating cache lines during direct memory access (DMA) write operations are disclosed. Initially, a multi-cache line DMA request is issued by a peripheral device. The...
|
|
|
7783793 |
Handling DMA operations during a page copy
A memory controller provides page copy logic that assures data coherency when a DMA operation to a page occurs during the copying of the page by the memory controller. The page copy logic compares...
|
|
|
7779194 |
Data modification module
The present invention relates to a microcontroller including a central processing unit, at least one memory, a bus coupling the storage location to the central processing unit, and a data...
|
|
|
7774514 |
Method of transmitting data between storage virtualization controllers and storage virtualization controller designed to implement the method
A method of transmitting data between storage virtualization controllers (SVCs) in a computer system is disclosed, in which there is an inter-controller communication channel (ICC) between the...
|
|
|
7764676 |
Method and system for processing network information
Method and system for processing packets received from a network is provided. The system includes an adapter having a processing module that separates a header of a network packet from data,...
|
|
|
7757009 |
Storage controllers with dynamic WWN storage modules and methods for managing data and connections between a host and a storage device
A method and system for transferring data between a host and a Serial Attached Small Computer Interface (“SAS”) device using a storage controller is provided. The storage controller includes, a Wor...
|
|
|
7739423 |
Bulk transfer of information on network device
A network device for processing packets. The network device includes a CPU processing module for transmitting information between at least one memory location on the network device and an external...
|
|
|
7739433 |
Sharing bandwidth of a single port SRAM between at least one DMA peripheral and a CPU operating with a quadrature clock
A dual or triple access interface (e.g., hardware and software implementation) allows a CPU and at least one DMA peripheral, e.g., Universal Serial Bus (USB) DMA engine, to transfer data in and/or...
|
|
|
7725620 |
Handling DMA requests in a virtual memory environment
An apparatus includes a virtual memory manager that moves data from a first block to second block in memory. When the virtual memory manager is ready to transfer data from the first block to the...
|
|
|
7721018 |
Direct memory access controller with flow control
A direct memory access controller has a data register for transferring data from a source to a destination address. A pattern register is provided and a data comparator is coupled with the data...
|
|
|
7716404 |
Pseudo-full duplex communication using a half duplex communication protocol
In a communication system having a master-slave arrangement communicating with each other using the RS485 protocol, an FPGA with a buffer memory is provided in the master and slave, respectively,...
|