|
Match
|
Document |
Document Title |
|
|
7617344 |
Methods and apparatus for controlling access to resources in an information processing system
Requestors issue access requests to a memory controller. The access requests issued are accumulated in a command queue of the memory controller. When the amount of access requests accumulated in...
|
|
|
7606958 |
Interrupt control method, interrupt control apparatus and interrupt control medium
Once accepting an interrupt, the control is such as to not accept any interrupt including that highest priority within the group to which the interrupt about to be processed belongs by referring to...
|
|
|
7606957 |
Bus system including a bus arbiter for arbitrating access requests
A bus system is provided, which includes a shared resource, a shared bus, a plurality of requesters, and a bus arbiter for arbitrating access requests made by the plurality of requesters to access...
|
|
|
7596687 |
System and method for information handling system interoperable firmware storage
Interoperable firmware for an information handling system supports embedded controller and chipset operations from a common SPI flash ROM. The embedded controller is disposed between the chipset...
|
|
|
7596647 |
Urgency based arbiter
An arbiter decides to grant access from multiple clients to a shared resource (e.g. memory) using efficiency and/or urgency terms. Urgency for a client may be determined based on an “in-band”...
|
|
|
7587530 |
Method and apparatus for managing device reservation
Methods and apparatus are disclosed for managing device reservation. In one embodiment, upon receiving a device command from a first host, a device targeted by the device command is reserved for...
|
|
|
7574547 |
Ring counter based starvation free weighted priority encoded arbiter
The embodiments provide an arbiter in a microprocessor that can handle requests to access a shared resource from function units with different priorities without starving the access opportunities...
|
|
|
7562196 |
Method and apparatus for determining precedence in a classification engine
A precedence determination system including a first type memory bank configured to receive a first search signal and to provide first search result indications, a second type memory bank configured...
|
|
|
7558923 |
Prevention of live-lock in a multi-processor system
Some embodiments of the invention include a method of preventing live-lock in a multiprocessor system. The method comprising identifying a first bus transaction attempting to modify a resource and...
|
|
|
7552247 |
Increased computer peripheral throughput by using data available withholding
A method and apparatus for a multiprocessor system to simultaneously process multiple data write command issued from one or more peripheral component interface (PCI) devices by controlling and...
|
|
|
7549004 |
Split filtering in multilayer systems
Circuitry and methods enable masters without split capability to communicate with split capable slaves in a multilayer system. The output stage associated with each split capable slave, which...
|
|
|
7546405 |
Methods and apparatus for dynamic grouping of requestors of resources in a multi-processor system
Methods and apparatus provide for: assigning each of a plurality of requesters to a respective one of a plurality of requester groups; receiving tokens from a plurality of resources, where each...
|
|
|
7543093 |
Method and system for stream burst data transfer
The method and system for data transfer between the master device and the slave device through the bus are presented. It includes arbitrating the requests of bus usage from the master device; the...
|
|
|
7539805 |
Bus arbitration method and computer-readable medium
A bus arbitration method for arbitrating a bus in a computer capable of executing a plurality of tasks by a plurality of devices connected to the bus is provided and includes: acquiring a task...
|
|
|
7533206 |
Resource management device
A bus arbitration section and a resource control section are interposed between a shared resource and a plurality of bus masters. The minimum number of receivable access permissions within a given...
|
|
|
7529874 |
Semiconductor integrated circuit device for real-time processing
A technology capable of efficiently performing the processes by using limited resources in an LSI where a plurality of real-time applications are parallelly processed is provided. To provide such a...
|
|
|
7529873 |
Determination of access rights to information technology resources
A system and firewall for controlling access to resources within an information technology system. Commands received from a requesting entity request access to a resource associated with each...
|
|
|
7523110 |
High availability designated winner data replication
Collisions are resolved in a database replication system. The system includes a plurality of nodes arranged in either a master-slave or network configuration. Each node includes a database, wherein...
|
|
|
7516313 |
Predicting contention in a processor
In one embodiment, the present invention includes a predictor to predict contention of an operation to be executed in a program. The operation may be processed based on a result of the prediction,...
|
|
|
7506090 |
System and method for user-configurable resource arbitration in a process control system
A system includes at least one memory and at least one processor. The at least one memory is operable to store a resource object associated with a resource. The at least one memory is also operable...
|
|
|
7500038 |
Resource management
A resource management system including a plurality of requester elements competing to access a resource through an arbiter element that controls access to the resource by the requester elements. A...
|
|
|
7487279 |
Achieving both locking fairness and locking performance with spin locks
A method for implementing a spin lock in a system including a plurality of processing nodes, each node including at least one processor and a cache memory, the method including steps of: acquiring...
|
|
|
7472213 |
Resource management device
Bandwidth information including a plurality of slots each having highest priority order information for arbitrating access conflict, and priority master information for specifying, as a priority...
|
|
|
7451258 |
Rotating priority queue manager
The present invention is a rotating priority queue manager. A rotating priority queue manager in accordance with the present invention may include a plurality of source data channels, a...
|
|
|
7441087 |
System, apparatus and method for issuing predictions from an inventory to access a memory
A system, apparatus, and method are disclosed for managing predictive accesses to memory. In one embodiment, an exemplary apparatus is configured as a prediction inventory that stores predictions...
|
|
|
7426603 |
Memory bus arbitration using memory bank readiness
A method, apparatus, and computer program product includes identifying a plurality of memory transactions to be sent over a memory bus to a memory having a plurality of memory banks, each memory...
|
|
|
7426600 |
Bus switch circuit and bus switch system
A bus switch circuit having plural master side interface circuits inputting/outputting signals for plural bus masters respectively, and one or plural slave side interface circuit(s)...
|
|
|
7426594 |
Apparatus, system, and method for arbitrating between memory requests
Apparatus, system, and method for arbitrating between memory requests are described. In one embodiment, a processing apparatus includes a memory request generator configured to generate memory...
|
|
|
7426560 |
Method and system for managing quality of service in a network
According to embodiments, the present invention comprises a method and system for managing support of quality of service requirements for various clients of a telecommunications network at a server...
|
|
|
7421521 |
System, method and device for real time control of processor
A method and device of synchronizing interrupts of a processor with, for example, signals from a synchronization unit such as, for example, a slot timer. In advance of the start of a slot as may,...
|
|
|
7415556 |
Exclusion control
An exclusion controller which allows an information processing unit to acquire a contended resource to the exclusion of the other information processing units includes a plurality of...
|
|
|
7406690 |
Flow lookahead in an ordered semaphore management subsystem
In an ordered semaphore management system a pending state allows threads not competing for a locked semaphore to bypass one or more threads waiting for the same locked semaphore. The number of...
|
|
|
7404025 |
Software programmable dynamically reconfigurable scheme for controlling request grant and masking for ultra high priority accessor during arbitration
A method for arbitration grants access to an ultra high priority device if the ultra high priority device requests access. This access is limited to a selectable number of accesses. Thereafter the...
|
|
|
7404024 |
Method for arbitrating access to a shared resource
A method for arbitrating access to a resource shared by several electronic elements. Each element is allocated a first counting value and a first penalty, the first counting value is decremented in...
|
|
|
7395360 |
Programmable chip bus arbitration logic
Methods and apparatus are provided for implementing a bus arbitration priority encoding scheme with fairness. Bus arbitration logic is connected to multiple primary components or devices. The...
|
|
|
7392353 |
Prioritization of out-of-order data transfers on shared data bus
Uncontested priority is provided to out-of-order data transfers over in-order data transfers on a data bus shared by a plurality of memory requesters. By always granting priority to out-of-order...
|
|
|
7386645 |
System on a chip with an arbitration unit to grant right of access to a common resource in response to conflicting requests for access from initiator modules, and storage key incorporating the arbitration unit
An electronic system comprises a defined number N of functional modules, including a defined number P of initiator modules and a defined number Q of target modules, where N, P and Q are integer...
|
|
|
7380040 |
Software programmable dynamic arbitration scheme
A method for arbitration among a plurality of requesting devices for a shared resource in which one device is an ultra high priority device grants access to one requesting device at a time. The...
|
|
|
7380039 |
Apparatus, method and system for aggregrating computing resources
A system for executing applications designed to run on a single SMP computer on an easily scalable network of computers, while providing each application with computing resources, including...
|
|
|
7373448 |
Method, system, and program for building a queue to test a device
Provided are a method, system, and device for signaling a reconnection inhibitor over a bus to cause the reconnection inhibitor to access the bus to inhibit an Input/Output (I/O) controller from...
|
|
|
7370161 |
Bank arbiter system which grants access based on the count of access requests
Provided are an arbiter capable of improving memory access efficiency in a multi-bank memory, a memory access arbitration system including the arbiter, and an arbitration method thereof, where the...
|
|
|
7366810 |
Method and system for multi-processor arbitration
A computing system includes one or more buses, a plurality of bus agents, and a chip set. The plurality of bus agents are capable of accessing at least one of the buses. The chipset arbitrates...
|
|
|
7363406 |
Dynamic access scheduling memory controller
Bus transactions in a memory controller are scheduled by storing a set of configuration parameters that define a bus scheduling policy, generating values of a set of dynamic cost functions for each...
|
|
|
7353311 |
Method of accessing information and system therefor
A method is disclosed whereby a priority amongst transactions capable of being processed at a common time is determined based upon a transaction identifier associated with each of the transaction....
|
|
|
7350003 |
Method, system, and apparatus for an adaptive weighted arbiter
An adaptive weighted arbitration algorithm that is user configurable is discussed. The arbitration logic and algorithm considers past arbitration history events and is dynamic to allow for losing...
|
|
|
7337285 |
Buffer allocation based upon priority
An information recording apparatus according to the present invention manages a priority value for each host that can log in, and allocates an immediate data buffer to each host based on the...
|
|
|
7337244 |
Data transfer apparatus, storage device control apparatus and control method using storage device control apparatus
A data transfer apparatus includes a memory having first and second queues for storing data transfer information that includes information specifying a first memory area and information specifying...
|
|
|
7334229 |
Mutual exclusion at the record level with priority inheritance for embedded systems using one semaphore
A method for providing mutual exclusion at a single data element level for use in embedded systems. Entries for tasks that are currently holding a resource are stored in a hold list. Entries for...
|
|
|
7328291 |
System and method for controlling the service engagement in a data bus system
Data bus system and method are provided for controlling service engagements for bus users. At least one bus user provides services and other bus users use these services. A resource manager stores...
|
|
|
7325103 |
Serialization of administrative operations for accessing virtual volumes
A method of serializing administrative operations on virtual volumes includes operating a storage system to maintain a plurality of virtual volumes that share a pool of block storage, where each of...
|