Matches 51 - 100 out of 278 < 1 2 3 4 5 6 >
Match Document Document Title
7120714 High-speed starvation-free arbiter system, rotating-priority arbiter, and two stage arbitration method  
A two-stage arbiter system comprises a first-stage arbiter to grant a request to one of a plurality of requestors in accordance with a first arbitration scheme and a second-stage arbiter to grant...
7117281 Circuit, system, and method for data transfer control for enhancing data bus utilization  
In a system having a plurality of bus masters, system and method for enhancing data bus utilization are disclosed. This system comprises: a data bus connected to a peripheral apparatus and composed...
7111098 Information processing apparatus, information processing method, recording medium and program  
A bus arbitration system employs counters respectively provided for an encoding section and an decoding section that are started when there is a request signal from the respective encoding section...
7107374 Method for bus mastering for devices resident in configurable system logic  
A processor is connected to a configurable system interconnect (CSI) bus. A CSL is connected to the CSI bus. The CSL comprises a first set of signal lines to send a data transfer request and a...
7103691 Method, system and device for a processor to access devices of different speeds using a standard memory bus  
A method for accessing a device, such as a memory device and an interface device, by a processor is disclosed. The method involves the processor requesting access permission for the transfer of...
7099972 Preemptive round robin arbiter  
A resource allocation arbitration system. The system includes a plurality of storage devices, a plurality of indicators, and a plurality of mask bits. Each storage device stores requests for...
7096177 Multiprocessor array  
A multiprocessor array with a first shadow register unit ( 3 ) which operates within a first clock domain, at least one second shadow register unit ( 11 ) which operates within a second clock...
7096291 Method and device for arbitrating bus grant  
A method for arbitrating a bus grant among a plurality of master devices for access to a shared bus is disclosed. The method includes the steps of starting to accumulatively count time in response...
7093256 Method and apparatus for scheduling real-time and non-real-time access to a shared resource  
A method and apparatus are provided in a computing environment for scheduling access to a resource. The method grants access to the resource by a non-real-time request when the non-real-time...
7085683 Data processing and observation system  
An observation paradigm that works with a collection of the abovementioned elements, to provide a way of observing information infrastructures and data movement in a chosen time frame. The user...
7062582 Method and apparatus for bus arbitration dynamic priority based on waiting period  
Various approaches grant access to a shared resource. An arbitration circuit includes request shapers that each receive a request from one of the requestors and assign a respective predetermined...
7051133 Arbitration circuit and data processing system  
An arbitration circuit and a data processing system which ensure fair bus access are provided. An arbitration circuit ( 1 ) has a priority check block ( 21 ) and a round robin block ( 22 ). The...
7051132 Bus system and path decision method therefor  
A bus system and a method of deciding a data transmission path are provided. The bus system includes a plurality of functional blocks; a ring bus which transmits data in a single direction; an...
7039736 Systems and methods for accessing bus-mastered system resources  
Disclosed are systems and methods for providing access to bus-mastered system resources comprising disposing a bus multiplexer between a first bus and a bus access arbiter, wherein the first bus is...
7032046 Resource management device for managing access from bus masters to shared resources  
A resource management device of the present invention, used in a system where at least one bus master is connected to each of a plurality of buses, includes: a bus arbitration section for...
7013339 Method to control a network device in a network comprising several devices  
A method to control a network device in a network comprising several devices includes a first controller that operates to prevent another controller from performing an unwanted overtaking of a...
7007122 Method for pre-emptive arbitration  
An interface system capable of providing pre-emptive arbitration among multiple agents comprises an interface including at least a first agent and a second agent which share the interface for...
7000049 Systems and methods for reliably selecting bus mastership in a fault tolerant manner  
A system for selecting bus mastership in a multi-master system includes master devices and at least one slave device. The master devices generate control signals relating to bus mastership in the...
6996656 System and method for providing an arbitrated memory bus in a hybrid computing system  
A computing system having at least one microprocessor and a memory subsystem coupled to the at least one microprocessor. A memory controller is coupled to manage memory transactions between the...
6985985 Methods and structure for dynamic modifications to arbitration for a shared resource  
Methods and structure for enhanced flexibility in bus arbitration without requiring modification to a standard arbiter circuit. Parameters for determining the priority of each channel involved in...
6978329 Programmable array-based bus arbiter  
A bus arbiter for arbitrating bus access requests from N bus requestor devices. The bus arbiter comprises N one-hot registers, each one-hot register associated with a corresponding bus requester...
6968409 Method and apparatus of establishing a dynamically adjustable loop of delayed read commands for completion in a queue buffer  
A loop of delayed read commands is established from a larger set of queued commands. Upon recognizing a delay in completing a first read command which is followed by a second read command, the loop...
6961793 Bus arbiter and bus access arbitrating method  
A bus arbiter for a group of masters and a bus access control method. An arbitration priority control section output basic priority data for each of the masters. An arbitration priority generating...
6957290 Fast arbitration scheme for a bus  
A distributed arbitration scheme includes arbiters with each agent. The arbiters receive request signals indicating which agents are arbitrating for the bus. Additionally, the agent currently using...
6948019 Apparatus for arbitrating non-queued split master devices on a data bus  
A slave device on a data bus has a register that stores a non-queued split master vector containing bits identifying whether a transaction with corresponding master devices have been split. An...
6925520 Self-optimizing crossbar switch  
A crossbar switch is disclosed. The crossbar switch comprises a plurality of input sorting units and a plurality of merge and interleave units. Each input sorting unit is capable of receiving from...
6917996 Bus control system and method of controlling bus  
An external bus control device 2 has first and second bus controllers 15, 16 and an external bus arbiter 17 . The bus controllers 15, 16 correspond to devices (for example, SRAM, DRAM)...
6901487 Device for processing data by means of a plurality of processors  
A data processing device comprises a plurality of processors that are to access a memory system. The memory system comprises at least two memories The data processing device comprises a bus per...
6892258 Hardware semaphores for a multi-processor system within a shared memory architecture  
A circuit generally comprising a memory element and a controller. The memory element may define a semaphore allocatable to a resource. The controller may be configured to (i) present a granted...
6892259 Method and apparatus for allocating computer bus device resources to a priority requester and retrying requests from non-priority requesters  
A target device in a computer bus system allocates resources by selecting a priority requester for allocation of scarce resources. In a non-bus arbiter configuration, the first initiator device to...
6886063 Systems, devices, structures, and methods to share resources among entities  
Systems, devices, structures, and methods are provided to allow resources to be shared among a plurality of processors. An exemplary system includes a mechanism to grant exclusive control of a...
6877052 System and method for improved half-duplex bus performance  
A method for dynamic preemption of read returns over a half-duplex bus during heavy loading conditions involves asserting a preempt signal by a first agent to indicate that the first agent has a...
6842807 Method and apparatus for deprioritizing a high priority client  
A method and apparatus of deprioritizing a high priority client. An isochronous data stream request is generally referred to as a “high priority” client. These high priority requests are...
6826191 Packets containing transaction attributes  
An integrated circuit comprising a plurality of functional modules and interconnected via a packet router for conveying request and response packets is described. Transactions involve the dispatch...
6810455 Bus arbitration system and method for carrying out a centralized arbitration with independent bus request and grant lines  
Disclosed is a bus arbitration system and method which assume that each operation using the bus requires from one to five bus clock cycles. Each potential bus master has a dedicated bus request...
6804728 I/O control device and I/O control method  
An I/O control device that transfers data according to transfer control information, comprising a transfer control information memory means that stores transfer control information, a state...
6804736 Bus access arbitration based on workload  
A computer system with a bus arbitration system adaptively assigns priority to devices on the bus based upon workload. A bus arbiter receives request signals from bus devices that require bus...
6784890 Accelerated graphics port expedite cycle throttling control mechanism  
A method for controlling expedite cycles having the steps of determining the number of clock cycles devoted to expedite data transfer requests made to a component during a predetermined monitoring...
6779090 Spinlock for shared memory  
A spin lock for shared memory is disclosed. A lock flag for a lock on a memory section is attempted to be set. If the lock flag is successfully set, the lock on the memory section is held so that...
6775727 System and method for controlling bus arbitration during cache memory burst cycles  
A bus arbiter ( 34 ) monitors characteristics associated with the type of information that is transferred via a global data bus ( 12 ) during burst transactions of information. A user-controlled...
6760797 Method for allocating channel in device having digital interface  
A method for allocating a channel in a digital device having a digital interface such as the IEEE1394. The method for allocating a channel to a specific output plug of a digital device having a...
6738845 Bus architecture and shared bus arbitration method for a communication device  
A multiple bus architecture includes multiple processors, and one or more shared peripherals such as memory. The architecture includes plural bus masters, each connected to its own bus. There are...
6732210 Communication bus for a multi-processor system  
In accordance with the invention, a multi-processing unit system including a plurality of processing units in direct communication via a communication bus is presented. The system includes a...
6708240 Managing resources in a bus bridge  
A method and system of managing resources in a host bridge by determining whether resources are deficient, preventing a second device from obtaining further resources and if this measure does not...
6704822 Arbitration protocol for a shared data cache  
A method and computer system for resolving simultaneous requests from multiple processing units to load from or store to the same shared resource. When the colliding requests come from two...
6697904 Preventing starvation of agents on a bus bridge  
A round robin bus arbitrator that prevents bus starvation caused by an inbound buffer becoming full and forcing repetitive retries by an agent. The arbitrator performs a rotating scan of the...
6694397 Request queuing system for a PCI bridge  
A PCI and PCI-X bus-bridging method and apparatus is described. Posted memory write requests and requests not allowed to execute before a prior posted memory write are written to one queue....
6684279 Method, apparatus, and computer program product for controlling data transfer  
A method, apparatus, and computer program product are described for controlling data transfer. A next data packet to be transferred is retrieved. A determination is made regarding whether a data...
6681279 Method of performing bus arbitration between control chips in a chipset with preemptive capability  
A method is proposed for the purpose of performing bus arbitration between two control chips in a chipset with preemptive capability. The two control chips can be, for example, a North Bridge chip...
6678773 Bus protocol independent method and structure for managing transaction priority, ordering and deadlocks in a multi-processing system  
A multi-processing system ( 50 ) utilizes an interconnect fabric ( 59 ) for coupling endpoint devices ( 52, 54, 56, 66, 67 ). Bus control functions are managed in a method which is bus protocol...
Matches 51 - 100 out of 278 < 1 2 3 4 5 6 >