|
Match
|
Document |
Document Title |
|
|
7480066 |
Modulated video waveform generator
A video controller includes a video block that connects to the print control engine and one laser driver. The video block includes a direct memory access (DMA) block, a video processor, a waveform...
|
|
|
7475153 |
Method for enabling communication between nodes
Provided is a method performed at a local node to communicate with a remote node. A first communication protocol is used to communicate with the remote node to establish a connection for a second...
|
|
|
7472206 |
Method and apparatus of communication control using direct memory access (DMA) transfer
A switched fabric is provided in a digital control system and data communication is performed using DMA transfer. A communication control unit is provided for controlling the switched fabric. The...
|
|
|
7472205 |
Communication control apparatus which has descriptor cache controller that builds list of descriptors
A communication controller of the present invention includes a descriptor cache mechanism which makes a virtual descriptor gather list from the descriptor indicted from a host, and which allows a...
|
|
|
7469307 |
Storage system with DMA controller which controls multiplex communication protocol
A disk controller has a channel adapter having a connection interface to a host computer or a disk drive; a memory adapter for temporarily storing data to be transferred between the host computer...
|
|
|
7469305 |
Handling multiple data transfer requests within a computer system
In response to multiple data transfer requests from an application, a data definition (DD) chain is generated. The DD chain is divided into multiple DD sub-blocks by determining a bandwidth of...
|
|
|
7467239 |
Method and system for programming a DMA controller in a system on a chip, with the DMA controller having source, destination, and size registers
A procedure is provided for programming a DMA controller of a system on a chip that includes a CPU, an MMU, a DMA controller including source, destination, and size registers, and entities that are...
|
|
|
7467238 |
Disk controller and storage system
A disk controller has a channel adapter having a connection interface to a host computer or a disk drive; a memory adapter for temporarily storing data to be transferred between the host computer...
|
|
|
7464198 |
System on a chip and a method for programming a DMA controller in a system on a chip
A method is provided for programming a DMA controller in a system on a chip. According to the method, a memory management unit translates a programming virtual address into a programming physical...
|
|
|
7464197 |
Distributed direct memory access for systems on chip
A distributed direct memory access (DMA) method, apparatus, and system is provided within a system on chip (SOC). DMA controller units are distributed to various functional modules desiring direct...
|
|
|
7464199 |
Method, system, and program for handling Input/Output commands
Provided are a method, system, and program for handling Input/Output (I/O) requests. A bus enables communication with an initiator, target device and device controller, wherein the device...
|
|
|
7464189 |
System and method for creation/deletion of linear block address table entries for direct I/O
A method that enables application instances to pass block mode storage requests directly to a physical I/O adapter without run-time involvement from the local operating system or hypervisor is...
|
|
|
7461183 |
Method of processing a context for execution
A method and apparatus in a data controller in a storage drive for retrieving, evaluating, and processing a context that describes a direct memory access (DMA) request. The data controller includes...
|
|
|
7461180 |
Method and apparatus for synchronizing use of buffer descriptor entries for shared data packets in memory
Techniques for synchronizing use of buffer descriptors for data, such as packets transmitted over a network, include receiving private index data that indicates a particular buffer descriptor owned...
|
|
|
7457891 |
DMA controller connected to master and slave device wherein a rank is used for judging data transfer permissibility
A DMA controller is connected by a bus to a plurality of master devices and a plurality of slave devices, and performs a data transfer between slave devices which are specified as a source and a...
|
|
|
7457896 |
Automated register data transfer to reduce processing burden on a processing device
Operating parameters and other read channel registers are updated with a lesser burden on the disc drive's primary processor. After a zone transition event, table values indexed by a zone...
|
|
|
7451249 |
Method and apparatus for direct input and output in a virtual machine environment containing a guest operating system
Method and apparatus for allowing a direct memory access unit to have access to a virtual address space is accomplished by receiving a request for memory access from the direct memory access...
|
|
|
7451248 |
Method and apparatus for invalidating cache lines during direct memory access (DMA) write operations
A method and apparatus for invalidating cache lines during direct memory access (DMA) write operations are disclosed. Initially, a multi-cache line DMA request is issued by a peripheral device. The...
|
|
|
7447810 |
Implementing bufferless Direct Memory Access (DMA) controllers using split transactions
According to one embodiment a method for implementing bufferless DMA controllers using split transaction functionality is presented. One embodiment of the method comprises, generating a write...
|
|
|
7447954 |
Method of testing a memory module and hub of the memory module
A method of testing a memory module comprising converting a hub of the memory module into a transparent mode, providing first data corresponding to a first address to the hub of the memory module,...
|
|
|
7447240 |
Method and system for synchronizing communications links in a hub-based memory system
A method is disclosed for synchronizing communications links in a memory hub system. The system includes a system controller and a plurality of memory hubs coupled in series, with pairs of...
|
|
|
7444435 |
Non-fenced list DMA command mechanism
A DMA controller (DMAC) for handling a list DMA command in a computer system is provided. The computer system has at least one processor and a system memory, the list DMA command relates to an...
|
|
|
7444441 |
Device including means for transferring information indicating whether or not the device supports DMA
A device for attachment to a host for serial data communication including means for transferring to the host a predetermined data structure indicating whether or not the device supports direct...
|
|
|
7444442 |
Data packing in a 32-bit DMA architecture
A method of reducing data transfer overheads in a 32-bit bus interface unit direct memory access architecture. The method comprises the steps of identifying the optimal number of data elements,...
|
|
|
7444440 |
Method and device for providing high data rate for a serial peripheral interface
An improved high performance scheme is provided with a serial peripheral interface (SPI) to enable microcontroller-based products and other components and devices to achieve a higher serial...
|
|
|
7441054 |
Method of accessing internal memory of a processor and device thereof
A method of accessing internal memory of a processor and the device thereof. The method employs a bank swapping mechanism for the processing unit of a processor and a direct memory access...
|
|
|
7433975 |
Integrated circuit capable of marker stripping
A method, system, computer program product, and expansion card capable of: defining an initial source address within a source memory device. An initial data read operation is performed to retrieve...
|
|
|
7433976 |
Data copy method and application processor for the same
A data copy method includes designating data stored in a non-volatile memory device as data packages, reading at least one data package to store the read at least one data package in a temporary...
|
|
|
7433977 |
DMAC to handle transfers of unknown lengths
A DMA controller maintains a count of data transferred in each DMA operation, and saves the transferred data count at the end of the DMA operation. The DMA controller may then begin a subsequent...
|
|
|
7433974 |
Vehicle computer system with audio entertainment system
A vehicle computer system has an audio entertainment system implemented in a logic unit and audio digital signal processor (DSP) independent from the host CPU. The audio entertainment system...
|
|
|
7430634 |
Data transfer apparatus and data transfer method
A data transfer apparatus receives comparison data to be compared with stored data from an external unit, searches data corresponding to the comparison data from among the stored data, and...
|
|
|
7430649 |
Input/output device, computer, computer system, input/output control program, OS, page management program, and page management method
A computer system including input/output devices that transfer data and a computer that controls a process using a virtual storage and inputs data to and outputs data from a medium, wherein the...
|
|
|
7430621 |
Multiple channel data bus control for video processing
A method, apparatus, computer medium, and other embodiments for selectably enabling a plurality of data transfer modes along one or more channels are described. In one embodiment, data transfer...
|
|
|
7428603 |
System and method for communicating with memory devices via plurality of state machines and a DMA controller
The disclosure is directed to a device including a memory interface. The memory interface includes a data interface, a first state machine and a second state machine. The first state machine...
|
|
|
7426588 |
Storage apparatus
In a data input/output with other apparatus, a data transfer controller (DTC) of a storage controller multiprocesses a data transfer with the other apparatus by utilizing a saving/recovering...
|
|
|
7424556 |
Method and system for sharing a receive buffer RAM with a single DMA engine among multiple context engines
A method for sharing a buffer among multiple context engines, is provided. The method includes loading a memory element with a first data sequence. The method further includes loading a...
|
|
|
7424553 |
Method and apparatus for communicating data between a network transceiver and memory circuitry
Method and apparatus for communicating data between a network transceiver and memory circuitry is described. In one example, a transmit peripheral includes a streaming interface configured to...
|
|
|
7421525 |
System including a host connected to a plurality of memory modules via a serial memory interconnect
A system including a host coupled to a serially connected chain of memory modules. In one embodiment, each of the memory modules includes a memory control hub for controlling access to a plurality...
|
|
|
7421518 |
Communication method and processor
A processor has a central processing unit and a first interface. The central processing unit sets a communication parameter in a configuration register in the communication interface. A direct...
|
|
|
7421453 |
Asynchronous linked data structure traversal
Asynchronously traversing a disjoint linked data structure is presented. A synergistic processing unit (SPU) includes a handler that works in conjunction with a memory flow controller (MFC) to...
|
|
|
7421520 |
High-speed I/O controller having separate control and data paths
An I/O controller having separate command and data paths, thereby eliminating the bandwidth used by the commands and thus increasing bandwidth available to the data buses. Additionally, the I/O...
|
|
|
7418487 |
Apparatus and the method for integrating NICs with RDMA capability but no hardware memory protection in a system without dedicated monitoring processes
In a network having a plurality of hosts, when a host boots, the driver of the host sends a BOOTING message indicating that the host boots to all other hosts. When a host other than the booting...
|
|
|
7415550 |
System and method for controlling DMA data transfer
A data transfer control system that can change the way of DMA transfers to meet the requirements of each application. The data transfer control system includes a DMA controller (DMAC) and a DMAC...
|
|
|
7415549 |
DMA completion processing mechanism
According to one embodiment, a storage device is disclosed. The storage device includes a port having one or more lanes and a direct memory access (DMA) Descriptor Manager (DM). The DM generates...
|
|
|
7409467 |
Data transfer control system, electronic instrument, and data transfer control method
The system stores a storage address ADK 1 of a page table element PEK 1 that was being processed when a bus reset occurred, of page table elements of a page table specified by an ORB 1 . The...
|
|
|
7404016 |
Enhanced power reduction capabilities for streaming direct memory access engine
A streaming direct memory access (DMA) engine is disclosed. The streaming DMA engine includes several power reduction capabilities. A controller throttles the DMA engine according to the system...
|
|
|
7404015 |
Methods and apparatus for processing packets including accessing one or more resources shared among processing engines
Methods and apparatus are disclosed for processing packets, for example, using a high performance massively parallel packet processing architecture, distributing packets or subsets thereof to...
|
|
|
7404190 |
Method and apparatus for providing notification via multiple completion queue handlers
The disclosed embodiments relate to a method and apparatus for providing notification. The apparatus may comprise a plurality of completion queue handlers associated with a communication device....
|
|
|
7398300 |
One shot RDMA having a 2-bit state
A system and method for managing memory resources in a system that allows remote direct access of memory. An aspect of the invention provides for automatically un-binding bound direct-access memory...
|
|
|
7398335 |
Method and system for DMA optimization in host bus adapters
Method and system for optimizing DMA request processing is provided. The system includes a HBA that uses a dynamic DMA maximum write burst count sizing to optimize processing of write and read...
|