|
Match
|
Document |
Document Title |
|
|
7623519 |
Rule based routing in a switch
A routing module applies a plurality of routing rules simultaneously to determine routing for a Fibre Channel frame. Each rule independently determines whether the rule applies to the frame as well...
|
|
|
7617334 |
Data processing system, data processing method and program
In the host, an IP issues CCW, and a CH encodes the CCW and a CCW chain by the encode program to create a code including the description of controlling a conditional branch with the DKC and...
|
|
|
7603498 |
System and method for managing multiple information handling systems using embedded control logic
A system and method for managing multiple information handling systems using embedded control logic are disclosed. An information handling system includes a first port for receiving first analog...
|
|
|
7603488 |
Systems and methods for efficient memory management
Systems and methods for providing efficient memory allocation, reduced processor intervention and power consumption, and increased memory access bandwidth. One embodiment comprises a system...
|
|
|
7590766 |
Image processing system, image forming system, information processing system, image processing method, information processing method and computer readable medium
An image processing system includes: a receiving section that receives print information including at least a first control command indicating a first print setting and a second control command...
|
|
|
7577774 |
Independent source read and destination write enhanced DMA
The present invention provides for independent source-read and destination-write functionality for Enhanced Direct Memory Access (EDMA). Allowing source read and destination write pipelines to...
|
|
|
7565459 |
Combination I/O modules in a modular automation controller
The invention describes combination I/O modules for automation. Various combinations of inputs and output with different electrical interfaces are offered providing greater flexibility in...
|
|
|
7563129 |
Video signal transmitting device for computer system having analog and digital video signal output functionality
A video signal transmitting device having analog and digital video signal output functionality is adapted to transmit a video signal, and has a cable unit, a digital visual interface integrated...
|
|
|
7562165 |
USB host system, AV data reproduction apparatus and AV data recording apparatus
A USB host system includes a USB host controller including a transfer memory for USB data transfer. In the transfer memory, a plurality of transfer descriptor regions are allocated. Transfer...
|
|
|
7536486 |
Automatic protocol determination for portable devices supporting multiple protocols
In accordance with certain aspects of the automatic protocol determination for portable devices supporting multiple protocols, a portable device detects which one of the multiple protocols is being...
|
|
|
7536483 |
Computer system having analog and digital video signal output functionality, and computer device and video signal transmitting device thereof
A video signal transmitting device having analog and digital video signal output functionality is adapted to transmit a video signal, and has a cable unit, a digital visual interface integrated...
|
|
|
7533192 |
Task scheduling method in case of simultaneous transfer of compressed data and non-compressed data
The invention provides a task scheduling method which can prevent overflowing of a buffer on a host system or a data encoding/decoding apparatus even when the transfer rate falls in case the...
|
|
|
7529886 |
Method, system and storage medium for lockless InfiniBand™ poll for I/O completion
A method, system, and storage medium for the InfiniBand™ Poll verb to support a multi-threaded environment without the use of kernel services to provide serialization for mainline Poll logic....
|
|
|
7519744 |
Method and apparatus for managing I/O paths on a storage network using priority
A processing apparatus which stores a first information piece about attributes identifying a specific process generating data input/output requests in such a manner that the first information piece...
|
|
|
7506079 |
Data processor and data communication method
A data processor capable of preventing the occurrence of overrun, while efficiently performing DMA transfer. An SIO of a data processor starts the transmission of transmission data only when...
|
|
|
7493535 |
JTAG circuit transferring data between devices on TCK terminals
The present disclosure describes using the JTAG Tap's TMS and/or TCK terminals as general purpose serial Input/Output (I/O) Manchester coded communication terminals. The Tap's TMS and/or TCK...
|
|
|
7493423 |
Data transfer control device and electronic instrument
A data transfer control device including: a node to which is input data to be transferred through serial transfer paths; a LINK circuit which splits the input data into first to pth channels in...
|
|
|
7487316 |
Archive and restore system and methodology for on-line edits utilizing non-volatile buffering
The present invention relates to a system and methodology to mitigate memory current requirements in an industrial controller and to facilitate efficient on-line editing, storage and retrieval of...
|
|
|
7487266 |
Communication system and method, and distributed control system and method
A communication system performs bidirectional communication through a same communication path every communication cycle period between a master station and a slave station. From the start of the...
|
|
|
7478137 |
Lightweight messaging with and without hardware guarantees
A lightweight messaging method and apparatus that includes creating a temporary receive data area, and if a receive operation is seen first, then creating an operational receive data area, and...
|
|
|
7475182 |
System-on-a-chip mixed bus architecture
A mixed architecture system on chip is provided by combining a CoreConnect system on chip architecture with an AMBA system on chip architecture. To eliminate data transfer and bus error that could...
|
|
|
7451146 |
Almost non-blocking linked stack implementation
A method and computer system for implementing, in a multithreaded environment, an almost non-blocking linked list allow a lock-free access provided that certain conditions are met. The approach...
|
|
|
7450457 |
Memory system comprising a controller managing independent data transfer between input-output terminal, synchronous dynamic random access memory, and flash memory
A memory system contributes to improvement in efficiency of a data process accompanying a memory access. The memory system has a rewritable nonvolatile memory, a buffer memory, and a controller....
|
|
|
7444440 |
Method and device for providing high data rate for a serial peripheral interface
An improved high performance scheme is provided with a serial peripheral interface (SPI) to enable microcontroller-based products and other components and devices to achieve a higher serial...
|
|
|
7437484 |
Method for optimizing synchronization
A method is provided for optimizing a SyncML slow sync between a proprietary client and server. When a slow sync is detected, the client and server can depart from the normal SyncML protocol and...
|
|
|
7421515 |
Method and system for communications network
A system and method of operation are provided for using a network interface to process incoming messages sent by a client device to a network server. The network interface includes a...
|
|
|
7409469 |
Multi-chip digital system having a plurality of controllers with input and output pins wherein self-identification signal are received and transmitted
The present invention provides for a system, comprising a controller and a processor. The controller comprises at least an output pin and a plurality of input pins, and is configured to receive...
|
|
|
7389366 |
System and method for dual IDE channel servicing using single multiplexed interface having first and second channel transfer over a common bus
An integrated receiver with dual channel transport stream decoding and delivery substantially implemented on a single CMOS integrated circuit is described. For multiple channel transfers to hard...
|
|
|
7383364 |
Device address locking to facilitate optimum usage of the industry standard IIC bus
A mechanism is provided for locking an end device for the period of time that the device is needed, thus disabling access by any other application or process. Having the device locked, rather than...
|
|
|
7373436 |
Storage control device and method for management of storage control device
A storage control device, connected to a host processing device through a full-duplex channel and for storing data received through the channel in a data storage means, comprises a plurality of...
|
|
|
7363396 |
Supercharge message exchanger
A system with a first random access memory (RAM), a second RAM, a first processor coupled to the first RAM and a second processor coupled to the second RAM. The first RAM is configured to store...
|
|
|
7346714 |
Notification of completion of communication with a plurality of data storage areas
It is an object of this invention to expand an SBP-3 protocol such that two data buffers can be independently controlled. To achieve this object, a target sends responses to status blocks...
|
|
|
7343467 |
Method to perform parallel data migration in a clustered storage environment
A clustered storage array consists of several nodes coupled to one or more storage systems. The nodes provide a LUN-device for access by a client, the LUN-device mapping to a source logical unit...
|
|
|
7320039 |
Method for processing consistent data sets
The invention relates to a method for processing consistent data sets by asynchronous application of a subscriber in an isochronous, cyclical communication system. According to the invention, by...
|
|
|
7318090 |
Method for utilizing concurrent context switching to support isochronous processes
A method for utilizing concurrent context switching to support isochronous processes preferably comprises a main context that is configured to support system execution tasks, a first concurrent...
|
|
|
7298700 |
Method for unidirectional and bidirectional label switched path setup in a label switched network
Label contention in a label switched network is resolved by applying a contention resolution scheme that reconciles policies for handling unidirectional and bidirectional label switched path setup.
|
|
|
7254658 |
Write transaction interleaving
A bus master 2, 4 sends write transactions to a bus slave 8 which include separate write addresses AW and write data WD. Write transaction identifiers AWID, WID are associated with these write...
|
|
|
7254654 |
Split-FIFO multi-station data transfer system
A data transfer device is disclosed for writing data to and reading data from a disk drive system through a plurality of ports of the data transfer device. The data transfer device includes a first...
|
|
|
7251715 |
Double data rate scheme for data output
Systems, devices, and methods for a double data rate memory device includes a storage element, a first pipeline, and a second pipeline. The pipelines are connected to the storage unit to pass or...
|
|
|
7209985 |
Input information processing apparatus, method and program
There are provided, on the POS device unit side, a physical keyboard having a plurality of physical keys arranged thereon; a screen keyboard comprising a plurality of screen keys arranged and...
|
|
|
7206233 |
Memory system with parallel data transfer between host, buffer and flash memory
A memory system is provided which contributes to improvement in efficiency of a data process accompanying a memory access. A memory system has a rewritable nonvolatile memory, a buffer memory, and...
|
|
|
7188196 |
Method and apparatus for playing analog audio to multiple codec outputs
Method and apparatus for playing analog audio in an electronic audio system having multiple audio codecs, only one of which has a direct hardware connection to the analog audio source. First analog...
|
|
|
7133942 |
Sequence-preserving multiprocessing system with multimode TDM buffer
A parallel processing system includes a plurality of stages operatively coupled in parallel and operating simultaneously. Each stage including a process unit generating a predetermined function and...
|
|
|
7103888 |
Split model driver using a push-push messaging protocol over a channel based network
A channel based network is provided that allows one or more hosts to communicate with one or more remote fabric attached I/O units. A split-model network driver includes a host module driver and...
|
|
|
7099816 |
Method, system and article of manufacture for an analytic modeling technique for handling multiple objectives
The present invention discloses a method, system and article of manufacture for performing analytic modeling on a computer system by handling a plurality of predefined system criteria directed to a...
|
|
|
7093095 |
Double data rate scheme for data output
Systems, devices, and methods for a double data rate memory device includes a storage element, a first pipeline, and a second pipeline. The pipelines are connected to the storage unit to pass or...
|
|
|
7082138 |
Internal communication protocol for data switching equipment
A protocol enabling the exchange of information between data switching node components and a supervisory management processor is provided. The protocol defines a data frame format, data fields,...
|
|
|
7076600 |
Dual purpose interface using refresh cycle
A method and system for optimizing use of signal paths on a DRAM interface. Signal paths that have a ‘don't care’ status during DRAM refresh are assigned to communication with another device....
|
|
|
7069429 |
Method and control apparatus for assigning ID numbers to IDE device
The present invention provides a method and a control apparatus ( 1 ) for assigning ID numbers to a number of IDE devices ( 31–38 ) included in one network server. The control apparatus includes...
|
|
|
7058761 |
Clustering disk controller, its disk control unit and load balancing method of the unit
A clustering disk subsystem comprising a switch holding a table which can modify a destination of a request from a host computer, wherein the switch transfers an access request to another channel...
|