|
Match
|
Document |
Document Title |
|
|
8135554 |
Probe configuration data protocol and transmission method
Transmission of probe configuration data is initiated upon recognition by the probe of a prescribed condition. Probe configuration data protocol includes a data frame, subdivided into a desired...
|
|
|
8117526 |
Apparatus and method for generating a transmit signal and apparatus and method for extracting an original message from a received signal
A method for extracting an original message from a received signal including data bits representing the original message or an inverted version thereof, an indicator indicating whether the data...
|
|
|
8046514 |
Broadcasting data across a bus in which data transmission can be delayed if a snooping device is not ready to receive
A system and method of broadcasting data to multiple targets across a system bus, such as the peripheral component interconnect (PCI) bus, that does not normally support broadcast transfers, in...
|
|
|
7913011 |
Method and apparatus for employing a second bus controller on a data bus having a first bus controller
A method for employing a second bus controller on a data bus having a first bus controller including: (a) recording appearances of predetermined character groups on the data bus; (b) noting...
|
|
|
7882290 |
Method for preventing transaction collision on bus and computer system utilizing the same
A computer system is provided. The computer system includes a bus, a first master device, a second master device and a processor. The bus has a data line and a clock line. The first master device...
|
|
|
7865641 |
Synchronization and scheduling of a dual master serial channel
One embodiment provides a system including a communications channel, a first channel master, and a second channel master. The first channel master is configured to obtain latency values and...
|
|
|
7739425 |
Two channel computer bus architecture
Various methods and processing systems are disclosed which include sending and receiving components communicating over a bus having first and second channels. The sending component may broadcast on...
|
|
|
7721030 |
Method and device for connecting sensors or actuators to a bus system
A method for connecting at least one sensor or actuator to a time-controlled bus system, the sensor or actuator carrying out a signal processing in at least two phases, the signal processing in a...
|
|
|
7660926 |
Apparatus and method for a core for implementing a communications port
There is described an apparatus and method for implementing a communications port. The apparatus comprises a core, which is operable to divide the port into a plurality of sub-ports by dividing a...
|
|
|
7617345 |
Prioritization of interrupts in a storage controller based on interrupt control directives received from hosts
A storage controller receives an interrupt control directive from a host. The storage controller generates a first plurality of interrupts, in response to access requests received from the host for...
|
|
|
7539803 |
Bi-directional interface for low data rate application
A bi-directional single-conductor interface is provided, comprising (1) a switching means for applying a voltage level to the interface that is outside a normal voltage operating range for the...
|
|
|
7530053 |
Methods utilizing a debugging proxy
A debugging proxy can be used to manage communication between a client and a debugger or debugging component. A debugging protocol can be used by the debugging proxy to facilitate communication...
|
|
|
7523324 |
Method and apparatus for improving bus master performance
A method and apparatus are disclosed for performing dynamic arbitration of memory accesses by a CPU and at least one bus master interface module based on, at least in part, monitoring a CPU...
|
|
|
7516258 |
Electronic apparatus and control method
An electronic apparatus includes a memory, first and second bus masters, a counting unit and a control unit. The first and second bus masters are capable of accessing the memory. The counting unit...
|
|
|
7500042 |
Access control device for bus bridge circuit and method for controlling the same
An access control device having a number-of-waits setting circuit determining a wait periodicity corresponding to an operating speed of peripheral devices connected to a second bus according to an...
|
|
|
7426621 |
Memory access request arbitration
A method includes receiving a first memory access request from a first device during a first interval. The first memory access request is to access a first page of a multiple-page memory. The...
|
|
|
7409480 |
Electronic equipment, method of receiving data, method of transmitting data, method of setting channel and method of grouping electronic equipment into channels
It becomes possible for a user to set a transmission or reception channel arbitrarily and easily. Each of equipment connected to an IEEE 1394 bus may include a register provided within a RAM 113 to...
|
|
|
7406555 |
Systems and methods for multiple input instrumentation buses
Systems and methods for multiple input instrumentation buses are disclosed. In one embodiment, a bus assembly includes a control module adapted to be coupled to a network, and a plurality of nodes...
|
|
|
7325082 |
System and method for guaranteeing transactional fairness among multiple requesters
A system and method for guaranteeing transactional fairness among multiple requesters contending for a common resource in a cache-coherent multiprocessor system is described. Batch processing is...
|
|
|
7246186 |
Mobius time-triggered communication
In one embodiment, a node comprises a first network interface and a second network interface. The node further comprises a first bus guardian that asserts a first bus guardian signal when the...
|
|
|
7162426 |
Computer motherboard architecture with integrated DSP for continuous and command and control speech processing
The invention is essentially a motherboard design for personal computers which uses DSP hardware in conjunction with a general or specific purpose CPU to process command and continuous speech. The...
|
|
|
7159060 |
PCI standard hot-plug controller (SHPC) with user programmable command execution timing
According to embodiments of the present invention, a peripheral component interconnect (PCI) standard hot-plug controller (SHPC) includes a command register to store PCI slot operation commands for...
|
|
|
7107376 |
Systems and methods for bandwidth shaping
Systems and methods for controlling access by a set of agents to a resource, where the agents have corresponding priorities associated with them, and where a monitor associated with the resource...
|
|
|
7016995 |
Systems and methods for preventing disruption of one or more system buses
A system prevents disruption of one or more system buses. The system monitors communication on the one or more system buses during an input mode and an output mode and detects changes between the...
|
|
|
6996646 |
Bus system
A bus system has a bus, a number of units which can be connected to one another via the bus, and a bus controller. The units request the bus controller for bus access when they require a connection...
|
|
|
6970986 |
Software based system and method for I/O chip hiding of processor based controllers from operating system
An invention is provided for hiding an input/output device from an operating system. A window of time is provided wherein a specific input/output processor (IOP) has exclusive access to a bus. An...
|
|
|
6915366 |
Computer system with a communication bus
A bus has a local section (10a,b) and a shared section (11a,b). An arbiter circuit (16) issues an arbited grant (25) to access the shared section (11a,b) in response to a request (22) to perform a...
|
|
|
6910088 |
Bus arbitration using monitored windows of time
A method for use with a computer system includes permitting a first bus agent to access a bus during predetermined windows of time and preventing a second bus agent from accessing the bus outside...
|
|
|
6894986 |
Transmission managing apparatus for managing a transmission state of information
A transmission managing apparatus included in an information transmitting system comprising a communication bus (B), an indicating device (NI), which has a transmission state memory (5) for storing...
|
|
|
6842808 |
Data exchange between users connected by a bus system and having separate time bases
A method and device for the exchange of data in messages between at least two users which are connected by a bus system and have separate time bases, the messages containing the data being...
|
|
|
6826641 |
Apparatus and method of data processing through serial bus
Data is received which is transmitted through a serial bus in a predetermined transmission band. The serial bus is preferably in conformity with the IEEE 1394 standards. One of recording modes for...
|
|
|
6823140 |
Optical computer bus with dynamic bandwidth allocation
A signal communication device for use within a computer includes a set of optical fibers configured to form an optical computer bus between a set of computer sub-system elements of a computer. A...
|
|
|
6810460 |
AMBA bus off-chip bridge
An application specific integrated circuit, ASIC, having an advanced high-speed bus, AHB, operating in Advanced Microcontroller Bus Architecture, AMBA, and a bridge for connecting to an off-chip...
|
|
|
6765924 |
Networking method and apparatus using silent slots to facilitate transmission collision detection
A networking method is disclosed. At least one silent slot is included in either a collision detection prefix disposed before a preamble of one or more frames of data to be transmitted across a...
|
|
|
6763439 |
Disk throttling and priority queuing for streaming I/O
A system is configured to prioritize streaming disk I/O over non-streaming disk I/O by providing high priority queuing to streaming disk I/O and/or to throttle non-streaming disk I/O when the total...
|
|
|
6742064 |
Programmable throttle circuit for each control device of a processing system
A processing system comprises: a shared system resource; a plurality of control devices, each assignable with a task having a predetermined maximum time to complete, the control devices time...
|
|
|
6741096 |
Structure and methods for measurement of arbitration performance
Circuits and associated methods for operation thereof for gathering real-time statistical information regarding operation of the arbiter circuit in a particular system application. The real-time...
|
|
|
6728810 |
Data processing apparatus and bus control method therefor
A multimedia bus is an internal bus for which two transfer modes, a band-guaranteed cycle and an event-driven type asynchronous (async) cycle, are defined. In the band-guaranteed cycle, stream data...
|
|
|
6675268 |
Method and apparatus for handling transfers of data volumes between controllers in a storage environment having multiple paths to the data volumes
In a storage environment or storage area network having multiple host devices and at least one storage array, the host devices access logical data volumes stored on the storage array through array...
|
|
|
6654833 |
Bus arbitration
A method for use with a computer system includes permitting a first bus agent to access a bus during predetermined windows of time and preventing a second bus agent from accessing the bus outside...
|
|
|
6594718 |
Arbitration scheme for equitable distribution of bandwidth for agents with different bandwidth requirements
A device for arbitrating access to a resource by a plurality of agents includes logic configured to associate requesting ones of the agents with access tokens. The number of the access tokens...
|
|
|
6594239 |
Transmission managing apparatus, information processing apparatus and information transmitting system
A transmission managing apparatus included in an information transmitting system comprising a serial bus, an IRM node, which has a resource register for storing a channel used for an information...
|
|
|
6584526 |
Inserting bus inversion scheme in bus path without increased access latency
A technique to reduce accumulated latencies in bus transmission time when a bus inversion scheme is employed. The bus inversion scheme inverts all the data bits whenever more than one-half of the...
|
|
|
6513083 |
Hierarchical bus arbitration
A method and apparatus allowing two independent arbiters which do not directly talk to one another to function on a common system bus, allowing efficient operation of a master controller, and...
|
|
|
6484221 |
Bus extension for multiple masters
A network bus for interconnecting a plurality of medical devices is described in which the devices are provided with modules adapted to communicate along the bus. Some of the devices are capable of...
|
|
|
6446151 |
Programmable time slot interface bus arbiter
A method and apparatus allowing two independent arbiters which do not directly talk to one another to function on a common system bus, allowing efficient operation of a master controller, and...
|
|
|
6438629 |
Storage device buffer access control in accordance with a monitored latency parameter
A memory subsystem includes a buffer, a storage device, a buffer access determining mechanism, a request communicator, and a disk input/output subsystem. The buffer comprises a buffer channel...
|
|
|
6425031 |
Method for exchanging signals between modules connected via a bus, and a device for carrying out said method
To transfer information between modules which are connected to a common bus, the module that wants to send information sends a request signal via a common bus request line. The module (bus master)...
|
|
|
6401145 |
Method of transferring data using an interface element and a queued direct input-output device
A method of transferring data in a network computing environment having a controlling program and a main storage in processing communication with an interface element including one or more...
|
|
|
6374244 |
Data transfer device
A data transfer device for transferring plural asynchronous data processed and input/output at different rates includes a memory for storing data. The memory is shared between first through fourth...
|