|
Match
|
Document |
Document Title |
|
|
7730244 |
Translation of commands in an interconnection of an embedded processor block core in an integrated circuit
Command translation of burst commands is described. A slave processor local bus (“PLB”) bridge, part of a processor block core embedded in a host IC, has a data size threshold to allow access to ...
|
|
|
7730246 |
Opportunistic transmission of software state information within a link based computing system
A method is described that involves determining that software state information of program code is to be made visible to a monitoring system. The method also involves initiating the writing of the...
|
|
|
7729307 |
Scheduling data across a shared communication link in a cellular communication system
A system is provided for scheduling data from a network element (101), such as an RNC (101), of a cellular communication system to at least one base station (103) across a shared communication link...
|
|
|
7724388 |
Image input/output control apparatus, image processing apparatus, image processing method, data communication apparatus, and data communication method
An image input/output control apparatus includes a control device for controlling input/output of image data with an external apparatus, plural image processing devices for performing predetermined...
|
|
|
7715182 |
Drive box
A rack mount drive blade system having a chassis and a drive blade. The chassis has at least one blade bay to accept a drive blade, where the chassis accepts the drive blade into the blade bay with...
|
|
|
7698486 |
Method and apparatus for bus arbitration dynamic priority based on waiting period
An arbitration circuit for granting access to a shared resource among requestors comprises N request shapers, where N is an integer greater than one. An input unit receives a request from a...
|
|
|
7693585 |
Enabling object oriented capabilities in automation systems
The invention relates to systems and methods that support object oriented access to information at multiple levels in a control architecture, for example. Such data access can be facilitated as a...
|
|
|
7694049 |
Rate control of flow control updates
Various embodiments adjust the rate at which periodic flow control updates are transmitted when in a lower power or power saving state. One embodiment transmits flow control updates across a bus...
|
|
|
7694050 |
Method and system for addressing multiple instances of a same type of device on a bus
A method for addressing multiple instances of a same type of slave device on a bus is provided that includes receiving a plurality of unique device addresses at each of the slave devices and...
|
|
|
7688838 |
Efficient handling of work requests in a network interface device
A method for communication includes inputting from a host processor to a network interface device a sequence of work requests indicative of operations to be carried out by the network interface...
|
|
|
7688820 |
Classification for media stream packets in a media gateway
A method in Field Programmable Gate Array for processing packets received at a media gateway is provided. The method includes ascertaining whether a received packet is a UDP (User Datagram...
|
|
|
7689991 |
Bus management techniques
Techniques to prevent interruption of operations performed by an I/O device. One advantage may be that the I/O device does not need to re-establish its interrupted operation (and waste the...
|
|
|
7685344 |
Method of setting priority of devices connected to bus, and apparatus having a plurality of devices and arbiter
The remaining time period until the deadline of transfer by a device connected to a bus is measured, the remaining data size to be transferred by the device is detected, and the priority level of...
|
|
|
7676621 |
Communications bus transceiver
A computer system is disclosed that includes: a communications bus implemented in accordance with an Inter-IC bus specification; a bus controller coupled to the communications bus; a send machine...
|
|
|
7673104 |
Information processing apparatus, system controller, local snoop control method, and local snoop control program recorded computer-readable recording medium
The present invention relates to an information processing apparatus equipped with a plurality of storage units and a plurality of system controllers sharing communication control on the plurality...
|
|
|
7664896 |
Expedited completion done messages, method and apparatus
A method to provide more opportunities to close a connection in an orderly fashion and avoid abrupt break of the connection. A device and a system operable to practice such as method.
|
|
|
7660924 |
Semiconductor integrated circuit device which executes data transfer between a plurality of devices connected over network, and data transfer method
A semiconductor integrated circuit device includes a first semiconductor device and a second semiconductor device, first and second buffer circuits, a data bus, and a control circuit. The...
|
|
|
7660925 |
Balancing PCI-express bandwidth
Mechanisms for balancing bus bandwidth across a plurality of PCI-Express (PCIe) endpoints are provided. Firmware automatically operates in concert with established data structures to set...
|
|
|
7647515 |
System and method for information handling system adaptive variable bus idle timer
Power management of an information handling system PCI Express bus dynamically adjusts the inactivity time at the bus that is determined before initiation of a low power state by analyzing the...
|
|
|
7647441 |
Communications system and method with multilevel connection identification
An embodiment includes a communication medium coupled to a plurality of the functional blocks in an integrated circuit. Three or more of the initiator functional blocks communicate with a target...
|
|
|
7644219 |
System and method for managing the sharing of PCI devices across multiple host operating systems
A system and method is disclosed for initializing PCI devices in a computer system or information handling system. Upon initialization of the system, each operating system instance of the system...
|
|
|
7640446 |
System-on-chip power reduction through dynamic clock frequency
A dynamic clock frequency module for a system-on-chip (SOC) including modules that communicate over a system bus includes a request evaluation module that receives requests to utilize the system...
|
|
|
7634603 |
System and apparatus for early fixed latency subtractive decoding
Systems and methods for early fixed latency subtractive decoding are disclosed. The subtractive decoding device speculatively acknowledges a bus transaction within a fixed time period that is the...
|
|
|
7631348 |
Secure authentication using a low pin count based smart card reader
A computer system may receive one or more credentials of a user (e.g., username, password, etc.) from an integrated circuit (IC) device carried by the user. The computer system may include an IC...
|
|
|
7631129 |
Computer monitoring system and monitoring method
An exemplary computer monitoring system includes a central processing unit (CPU) connected to a computer, a first microprocessor, a second microprocessor, and a select switch connected to a...
|
|
|
7624220 |
Multisectional bus in radio base station and method of using such a radio base station
A communication system has a monitor, memory and one or more resources. The memory is connected to the monitor by a bus and stores tasks and data. Each of the resources is connected to the monitor...
|
|
|
7613928 |
Flash device security method utilizing a check register
A security method for preventing accidental or unauthorized writes to a flash memory. According to one embodiment of the present invention, a BIOS program stored in a flash memory array generates a...
|
|
|
7609540 |
Serial bus controller using nonvolatile ferroelectric memory
A serial bus controller using a nonvolatile ferroelectric memory is provided. The memory controller structure using a nonvolatile ferroelectric register enables control of variable access time...
|
|
|
7609713 |
Associating a signal measurement with a communication device on a network
A signal measured on a network is associated with one of a plurality of communication devices connected to the network. The designation address of an active communication device that is scheduled...
|
|
|
7610421 |
Bus request control circuit
A bus request control circuit provided in a signal processing circuit having a higher priority in an arbitration circuit includes a request signal transmitting section which transmits a request...
|
|
|
7603478 |
Displaying routing information for a measurement system
Computer-implemented system and method for presenting routing information in a measurement system. A meta-routing tool receives user input specifying a device, then retrieves a topography...
|
|
|
7598948 |
System and method of detecting rotated displays
A system for adjusting display data orientation. The system includes graphics circuitry to send and receive control signals over a set of control lines. The exchange of control signals is governed...
|
|
|
7594074 |
Storage system
To provide a storage system with a cost/performance meeting the system scale, from a small-scale to a large-scale configuration. In the storage system, protocol transformation units and data...
|
|
|
7594042 |
Effective caching mechanism with comparator coupled to programmable registers to store plurality of thresholds in order to determine when to throttle memory requests
A system includes a plurality of bus masters that generate direct memory access requests to access a protected memory device. Before granting the access, the system checks for memory protection...
|
|
|
RE40921 |
Mechanism for efficiently processing deferred order-dependent memory access transactions in a pipelined system
A bus agent defers an ordered transaction if the transaction cannot be completed in order. When an ordered transaction is deferred, its visibility for the next ordered transaction is asserted if it...
|
|
|
7590140 |
Method for addressing the participants of a bus system
In the method for addressing the participants of a bus system, the central control unit connects the bus line to one potential of the operating voltage, while each participant tries to pull the bus...
|
|
|
7587523 |
Distributed systems for determining card status
The master/slave arbitration process includes a voting process that allows cards within the system to use voting to determine the health of each of the individual cards. The voting process thereby...
|
|
|
7580811 |
Medical data communication interface monitoring system
A system maintains statistics on DICOM interfaces that include for each interfaced Application Entity, the number, timing and types of DICOM failures, number and timing of broken network...
|
|
|
7565467 |
USB hub, USB-compliant apparatus, and communication system
A USB hub according to an embodiment of the invention includes: a USB upstream port unit for inputting/outputting data in accordance with a USB protocol; a wireless upstream port unit for...
|
|
|
7565420 |
Method for initializing a distributed software architecture and an electronic system
The present invention relates to a method for initializing a distributed software architecture as well as an electronic system. A control module for a network function is made available in the form...
|
|
|
7562143 |
Managing escalating resource needs within a grid environment
A job is submitted into a first selection of resources in a grid environment from among a hierarchy of discrete sets of resources accessible in the grid environment. Discrete sets of resources may...
|
|
|
7558944 |
Microcomputer
A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and...
|
|
|
7552257 |
Data transmission device with a data transmission channel for the transmission of data between data processing devices
The present invention provides a data processing apparatus having at least one dedicated data processing device (10) of a first type, a central data processing device (4) for controlling dedicated...
|
|
|
7552289 |
Method and apparatus for arbitrating access of a serial ATA storage device by multiple hosts with separate host adapters
An adapter unit operative to support access of an SATA storage device by a plurality of hosts associated with separate host adapters. The adapter unit includes a multiplexer coupled to an arbiter....
|
|
|
7549009 |
High-speed PCI interface system and a reset method thereof
A high-speed PCI interface system with reset function and a reset method thereof are provided. The interface system comprises a host controller chipset, at least one high-speed PCI device and at...
|
|
|
7543094 |
Target readiness protocol for contiguous write
A method of performing contiguous write transactions on a processor bus according to an embodiment of the present invention includes detecting, by a bus agent, a request for a write cycle,...
|
|
|
7529861 |
Peripheral switching device and a peripheral switching control device
A peripheral switching device includes an ownership switch request receiver unit configured to receive an ownership switch request for requesting to assign a peripheral to an operating system; an...
|
|
|
7529268 |
Multi-point electronic control system protocol
A generic software protocol allows communication between multiple devices within an electronic control system as well as between an electronic control system and an external monitoring device. The...
|
|
|
7523268 |
Reducing number of rejected snoop requests by extending time to respond to snoop request
A cache, system and method for reducing the number of rejected snoop requests. An incoming snoop request is entered in the first available latch in a pipeline of latches in a stall/reorder unit if...
|
|
|
7519751 |
Method of generating an enable signal of a standard memory core and relative memory device
A memory device is configured for communicating with one of two different serial protocols, respectively an LPC or an SPI protocol, as well as with a parallel communication protocol through a...
|