Match Document Document Title
6701397 Pre-arbitration request limiter for an integrated multi-master bus system  
A method and structure for dynamically blocking access of a request signal R to a shared bus such that R originates from a non real-time master and requests access to an address range of an...
6697898 Information processing system for composite appliance  
A generated job is divided in units of pages, and devices for executing processes for the respective pages are assigned. Processes by the first and second CPUs are assigned in accordance with...
6697904 Preventing starvation of agents on a bus bridge  
A round robin bus arbitrator that prevents bus starvation caused by an inbound buffer becoming full and forcing repetitive retries by an agent. The arbitrator performs a rotating scan of the...
6694400 PCI system controller capable of delayed transaction  
A method of conducting delayed data transaction on a PCI system and its associated devices. The delayed data transaction is carried out using a PCI system to transmit data between an initiator and...
6694397 Request queuing system for a PCI bridge  
A PCI and PCI-X bus-bridging method and apparatus is described. Posted memory write requests and requests not allowed to execute before a prior posted memory write are written to one queue....
6691191 Transaction retry in multi-processor system  
An information-processing device includes a bus, a plurality of processors connected to the bus, and a bus-control unit which detects whether an excessively retried address transaction is present....
RE38428 Bus transaction reordering in a computer system having unordered slaves  
A mechanism is provided for reordering bus transactions to increase bus utilization in a computer system in which a split-transaction bus is bridged to a single-envelope bus. In one embodiment,...
6684278 Microcomputer and memory access control method  
A microcomputer comprises a CPU, a built-in memory and a memory controller. The memory controller performs access control to the built-in memory in response to a memory access request from the...
6684279 Method, apparatus, and computer program product for controlling data transfer  
A method, apparatus, and computer program product are described for controlling data transfer. A next data packet to be transferred is retrieved. A determination is made regarding whether a data...
6678774 Shared resource arbitration method and apparatus  
An arbiter apparatus for selecting an agent to use a shared resource such as memory. A normal round robin list is utilized in the selection process during boot operation. During the initialization...
6675244 SCSI data rate speed determination  
The method of the present invention enables a SCSI repeater to dynamically determine the speed of an input device and adjust the repeater's output speed accordingly. Thus, the SCSI repeater can...
6675245 Apparatus and method for providing round-robin arbitration  
The present invention provides round-robin arbitration between requests for access to a shared resource such as a data bus (7), shared by a plurality of hardware modules. A central counter (1)...
6675246 Sharing arbiter  
The Sharing arbiter is an arbiter which, under certain conditions, permits two or more Done signals to be received before the Sharing arbiter issues a grant signal and, under certain conditions,...
6671761 Bus system  
A bus system is provided. The bus system includes: an arbiter that receives access commands output from the plurality of master devices and outputs the access commands in an order according to a...
6671750 LAN interface  
A LAN interface is provided that can reduce the power consumption of the whole of a terminal in an unnecessary state of a LAN interface. The LAN interface includes a link pulse detector 16 that...
6665020 Digital television apparatus for controlling a peripheral device via a digital bus  
A minimal level of interoperability for exchanging audio/video (A/V) content and associated control between common consumer electronic (CE) devices is defined. This interoperability is based on...
6665756 Bus interface unit for reflecting state information for a transfer request to a requesting device  
A request interface device and method for operating the device and its components are described. The request interface device comprises a bus interface unit (BIU) and a requesting device. The...
6665748 Specialized PCMCIA host adapter for use with low cost microprocessors  
Apparatus and method for providing DMA transfers between an adapter card with or with out DMA capabilities and a system CPU with DMA capabilities. An adapter DMA controller circuit resides between...
6662249 System and method for conversion of addresses of varying bit lengths between a bus and a device controller  
A device, method and computer program for communicating between a device controller and an industry standard bus. This device method and computer program requires no modification of the core logic...
6659860 Game device, game machine operation device and game system which employ a half-duplex serial communication system and game device two-way communication method  
In a game system such as a television game system, a television game machine main unit includes a protocol controller and each game operation device connected to the television game machine unit...
6658502 Multi-channel and multi-modal direct memory access controller for optimizing performance of host bus  
A novel and sophisticated direct memory access (DMA) controller that can operate in either “fly-by” mode, “dual-cycle” mode, or “flow-through” mode. The DMA controller of the present embodiment...
6658512 Admission control method for data communications over peripheral buses  
A method adaptively controls admission of a plurality of resources to a peripheral bus having a finite bandwidth. It monitors the actual data transfer rate of each resource having a bandwidth...
6658510 Software method to retry access to peripherals that can cause bus timeouts during momentary busy periods  
The present invention provides an improved method and system for managing peripheral bus timeouts. The method includes: sending a request to a peripheral in a performance of a task; determining...
6654833 Bus arbitration  
A method for use with a computer system includes permitting a first bus agent to access a bus during predetermined windows of time and preventing a second bus agent from accessing the bus outside...
6654821 Remotely controllable electronic apparatus and remote control method  
A method and system for coordinating control of a remotely controllable electronic apparatus by a first and second control apparatus that use different standards to control the remotely...
6654817 Integral peripheral device of USB local network card and USB modem  
An integral USB MODEM/USB LAN card peripheral comprises a first connector connected to a computer; a second connector connected to a telephone line; a third connector connected to LAN; a USB...
6654834 Method and apparatus for data transfer employing closed loop of memory nodes  
Data transfer between a master node (300) and plural memory nodes (301-308) follows a synchronous fixed latency loop bus (255). Each memory node includes bus interface (311-318) which passes...
6654838 Methods for performing bit sensitive parallel bus peer addressing  
Given a parallel bus of data bits, a clock bit, a bid/busy bit, and an ack bit, and given a plurality of port devices coupled to the bus, a clock signal is used to synchronize messages on the bus...
6651128 Systems and methods for arbitrating between asynchronous and isochronous data for access to data transport resources  
Several different systems and methods are described involving arbitration between asynchronous and isochronous data for access to a data transport resource (e.g., a bus or a memory controller). A...
6651124 Method and apparatus for preventing deadlock in a distributed shared memory system  
A distributed shared memory system having a memory access request transaction queue having a plurality of queue slots prevents occurrences of deadlocks. The distributed shared memory system is...
6647448 Method and apparatus for managing resource schedules in a peer to peer distributed networking environment  
The invention is an architecture, a system and a method for generating and storing resource schedule entries to an AV/C resource schedule bulletin board subunit. The AV/C resource schedule...
6647402 Process for generating a serial number from random numbers  
A process for generating a serial number from a random number is suitable for being used on a device that uses serial number in a bus. First, this process generates a serial number for use from a...
6643723 Method and apparatus for releasing bus control by a device connected to the bus  
In a digital bus, such as the IEEE 1394 serial bus, the procedure for sending data from a link layer IC onto the data bus is that the link layer IC requests access to the bus and then waits until...
6643722 Data storage system having director boards with plural processors  
A data storage system wherein a host computer is coupled to a bank of disk drives through an interface. The interface has a plurality of directors and a memory interconnected by a buss. The...
6636939 Method and apparatus for processor bypass path to system memory  
A memory interface unit is described having a first interface to receive a first request from a processor where the first request has an attribute. The memory interface unit also has a second...
6636907 Transferring data between asynchronous devices  
A digital system has a host processor 200 with a bus controller 210 and peripherals 220(0)-220(31) interconnected by an interconnect bus 230. 32 peripherals are share a common strobe line...
6636913 Data length control of access to a data bus  
A method and system for controlling access to a bus for transferring data in the form of multibyte data streams. Data transfer agents are coupled to and request access to the bus to transfer data...
6636919 Method for host protection during hot swap in a bridged, pipelined network  
In a bridged, pipelined network (FIG. 1), a network-to-host bridge (140) identifies the address space of a host computer (FIG. 2) as not being contained within the host computer memory space...
6631432 Information processing system, control method therefor, and information processing apparatus  
An information processing system, which has a computer, scanning apparatus, and printing apparatus using an IEEE 1394 bus as a communication interface, searches for an available channel in order...
6631437 Method and apparatus for promoting memory read commands  
A device for providing data includes a data source, a bus interface, a data buffer, and control logic. The bus interface is coupled to a plurality of control lines of a bus and adapted to receive...
6629159 Method for modifying data of specific register in digital interface  
A method for updating data of a plug control register in a digital interface having a plurality of audio/video nodes. The method includes the steps of retrieving a signal that determines whether a...
6629178 System and method for controlling bus access for bus agents having varying priorities  
A system and method for bus arbitration. A computer system includes one or more buses for transferring data. Access to each bus is controlled by an arbitration unit. Various bus agents (i.e....
6629173 Method of reserving bandwidth for an isochronous channel on a serial bus network of devices  
In order to secure the resources on a bus positively and execute the data transmission during a time zone set by a timer of a plurality of electronic equipment connected by a serial bus, a reserve...
6622210 Microcontroller with improved access efficiency of instructions  
A microcontroller is provided which has a structure installable in a conventional circuit configuration including a cache memory without any modification and allows a central processing unit to...
6615306 Method and apparatus for reducing flow control and minimizing interface acquisition latency in a hub interface  
A method and apparatus for reducing flow control and minimizing interface acquisition latency in a hub interface is a method of transferring data between a control hub coupled to a hub interface...
6611906 Self-organizing hardware processing entities that cooperate to execute requests  
A hardware-based linked list queues memory transactions in a memory controller. The memory controller includes a plurality of memory controller agents. Each agent has a head flag, a tail flag, and...
6606674 Method and apparatus for reducing circular list's thrashing by detecting the queues' status on a circular linked list  
A host controller, such as a host controller for a Universal Serial Bus, may process isochronous and interrupt transfers on a preferential basis. If time permits, bulk and control transfers may be...
6604162 Snoop stall reduction on a microprocessor external bus  
A method and apparatus for reducing snoop stall on an external bus. One method of the present invention comprises retrieving an address and a transaction attribute for a bus transaction during a...
6601120 System, method and computer program product for implementing scalable multi-reader/single-writer locks  
An scalable multi-reader/single-writer lock implementation that eliminates contention for lock data structures that can occur in large symmetric multi-processing (SMP) computer systems. The...
6598104 Smart retry system that reduces wasted bus transactions associated with master retries  
The present invention comprises a smart retry system for agents in a computer system. The smart retry system of the present invention includes a master agent, a slave agent, an arbiter, and smart...